lp3972.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602
  1. /*
  2. * Regulator driver for National Semiconductors LP3972 PMIC chip
  3. *
  4. * Based on lp3971.c
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. */
  11. #include <linux/bug.h>
  12. #include <linux/err.h>
  13. #include <linux/i2c.h>
  14. #include <linux/module.h>
  15. #include <linux/kernel.h>
  16. #include <linux/regulator/driver.h>
  17. #include <linux/regulator/lp3972.h>
  18. #include <linux/slab.h>
  19. struct lp3972 {
  20. struct device *dev;
  21. struct mutex io_lock;
  22. struct i2c_client *i2c;
  23. int num_regulators;
  24. struct regulator_dev **rdev;
  25. };
  26. /* LP3972 Control Registers */
  27. #define LP3972_SCR_REG 0x07
  28. #define LP3972_OVER1_REG 0x10
  29. #define LP3972_OVSR1_REG 0x11
  30. #define LP3972_OVER2_REG 0x12
  31. #define LP3972_OVSR2_REG 0x13
  32. #define LP3972_VCC1_REG 0x20
  33. #define LP3972_ADTV1_REG 0x23
  34. #define LP3972_ADTV2_REG 0x24
  35. #define LP3972_AVRC_REG 0x25
  36. #define LP3972_CDTC1_REG 0x26
  37. #define LP3972_CDTC2_REG 0x27
  38. #define LP3972_SDTV1_REG 0x29
  39. #define LP3972_SDTV2_REG 0x2A
  40. #define LP3972_MDTV1_REG 0x32
  41. #define LP3972_MDTV2_REG 0x33
  42. #define LP3972_L2VCR_REG 0x39
  43. #define LP3972_L34VCR_REG 0x3A
  44. #define LP3972_SCR1_REG 0x80
  45. #define LP3972_SCR2_REG 0x81
  46. #define LP3972_OEN3_REG 0x82
  47. #define LP3972_OSR3_REG 0x83
  48. #define LP3972_LOER4_REG 0x84
  49. #define LP3972_B2TV_REG 0x85
  50. #define LP3972_B3TV_REG 0x86
  51. #define LP3972_B32RC_REG 0x87
  52. #define LP3972_ISRA_REG 0x88
  53. #define LP3972_BCCR_REG 0x89
  54. #define LP3972_II1RR_REG 0x8E
  55. #define LP3972_II2RR_REG 0x8F
  56. #define LP3972_SYS_CONTROL1_REG LP3972_SCR1_REG
  57. /* System control register 1 initial value,
  58. * bits 5, 6 and 7 are EPROM programmable */
  59. #define SYS_CONTROL1_INIT_VAL 0x02
  60. #define SYS_CONTROL1_INIT_MASK 0x1F
  61. #define LP3972_VOL_CHANGE_REG LP3972_VCC1_REG
  62. #define LP3972_VOL_CHANGE_FLAG_GO 0x01
  63. #define LP3972_VOL_CHANGE_FLAG_MASK 0x03
  64. /* LDO output enable mask */
  65. #define LP3972_OEN3_L1EN BIT(0)
  66. #define LP3972_OVER2_LDO2_EN BIT(2)
  67. #define LP3972_OVER2_LDO3_EN BIT(3)
  68. #define LP3972_OVER2_LDO4_EN BIT(4)
  69. #define LP3972_OVER1_S_EN BIT(2)
  70. static const unsigned int ldo1_voltage_map[] = {
  71. 1700000, 1725000, 1750000, 1775000, 1800000, 1825000, 1850000, 1875000,
  72. 1900000, 1925000, 1950000, 1975000, 2000000,
  73. };
  74. static const unsigned int ldo23_voltage_map[] = {
  75. 1800000, 1900000, 2000000, 2100000, 2200000, 2300000, 2400000, 2500000,
  76. 2600000, 2700000, 2800000, 2900000, 3000000, 3100000, 3200000, 3300000,
  77. };
  78. static const unsigned int ldo4_voltage_map[] = {
  79. 1000000, 1050000, 1100000, 1150000, 1200000, 1250000, 1300000, 1350000,
  80. 1400000, 1500000, 1800000, 1900000, 2500000, 2800000, 3000000, 3300000,
  81. };
  82. static const unsigned int ldo5_voltage_map[] = {
  83. 0, 0, 0, 0, 0, 850000, 875000, 900000,
  84. 925000, 950000, 975000, 1000000, 1025000, 1050000, 1075000, 1100000,
  85. 1125000, 1150000, 1175000, 1200000, 1225000, 1250000, 1275000, 1300000,
  86. 1325000, 1350000, 1375000, 1400000, 1425000, 1450000, 1475000, 1500000,
  87. };
  88. static const unsigned int buck1_voltage_map[] = {
  89. 725000, 750000, 775000, 800000, 825000, 850000, 875000, 900000,
  90. 925000, 950000, 975000, 1000000, 1025000, 1050000, 1075000, 1100000,
  91. 1125000, 1150000, 1175000, 1200000, 1225000, 1250000, 1275000, 1300000,
  92. 1325000, 1350000, 1375000, 1400000, 1425000, 1450000, 1475000, 1500000,
  93. };
  94. static const unsigned int buck23_voltage_map[] = {
  95. 0, 800000, 850000, 900000, 950000, 1000000, 1050000, 1100000,
  96. 1150000, 1200000, 1250000, 1300000, 1350000, 1400000, 1450000, 1500000,
  97. 1550000, 1600000, 1650000, 1700000, 1800000, 1900000, 2500000, 2800000,
  98. 3000000, 3300000,
  99. };
  100. static const int ldo_output_enable_mask[] = {
  101. LP3972_OEN3_L1EN,
  102. LP3972_OVER2_LDO2_EN,
  103. LP3972_OVER2_LDO3_EN,
  104. LP3972_OVER2_LDO4_EN,
  105. LP3972_OVER1_S_EN,
  106. };
  107. static const int ldo_output_enable_addr[] = {
  108. LP3972_OEN3_REG,
  109. LP3972_OVER2_REG,
  110. LP3972_OVER2_REG,
  111. LP3972_OVER2_REG,
  112. LP3972_OVER1_REG,
  113. };
  114. static const int ldo_vol_ctl_addr[] = {
  115. LP3972_MDTV1_REG,
  116. LP3972_L2VCR_REG,
  117. LP3972_L34VCR_REG,
  118. LP3972_L34VCR_REG,
  119. LP3972_SDTV1_REG,
  120. };
  121. static const int buck_vol_enable_addr[] = {
  122. LP3972_OVER1_REG,
  123. LP3972_OEN3_REG,
  124. LP3972_OEN3_REG,
  125. };
  126. static const int buck_base_addr[] = {
  127. LP3972_ADTV1_REG,
  128. LP3972_B2TV_REG,
  129. LP3972_B3TV_REG,
  130. };
  131. #define LP3972_LDO_OUTPUT_ENABLE_MASK(x) (ldo_output_enable_mask[x])
  132. #define LP3972_LDO_OUTPUT_ENABLE_REG(x) (ldo_output_enable_addr[x])
  133. /* LDO voltage control registers shift:
  134. LP3972_LDO1 -> 0, LP3972_LDO2 -> 4
  135. LP3972_LDO3 -> 0, LP3972_LDO4 -> 4
  136. LP3972_LDO5 -> 0
  137. */
  138. #define LP3972_LDO_VOL_CONTR_SHIFT(x) (((x) & 1) << 2)
  139. #define LP3972_LDO_VOL_CONTR_REG(x) (ldo_vol_ctl_addr[x])
  140. #define LP3972_LDO_VOL_CHANGE_SHIFT(x) ((x) ? 4 : 6)
  141. #define LP3972_LDO_VOL_MASK(x) (((x) % 4) ? 0x0f : 0x1f)
  142. #define LP3972_LDO_VOL_MIN_IDX(x) (((x) == 4) ? 0x05 : 0x00)
  143. #define LP3972_LDO_VOL_MAX_IDX(x) ((x) ? (((x) == 4) ? 0x1f : 0x0f) : 0x0c)
  144. #define LP3972_BUCK_VOL_ENABLE_REG(x) (buck_vol_enable_addr[x])
  145. #define LP3972_BUCK_VOL1_REG(x) (buck_base_addr[x])
  146. #define LP3972_BUCK_VOL_MASK 0x1f
  147. static int lp3972_i2c_read(struct i2c_client *i2c, char reg, int count,
  148. u16 *dest)
  149. {
  150. int ret;
  151. if (count != 1)
  152. return -EIO;
  153. ret = i2c_smbus_read_byte_data(i2c, reg);
  154. if (ret < 0)
  155. return ret;
  156. *dest = ret;
  157. return 0;
  158. }
  159. static int lp3972_i2c_write(struct i2c_client *i2c, char reg, int count,
  160. const u16 *src)
  161. {
  162. if (count != 1)
  163. return -EIO;
  164. return i2c_smbus_write_byte_data(i2c, reg, *src);
  165. }
  166. static u8 lp3972_reg_read(struct lp3972 *lp3972, u8 reg)
  167. {
  168. u16 val = 0;
  169. mutex_lock(&lp3972->io_lock);
  170. lp3972_i2c_read(lp3972->i2c, reg, 1, &val);
  171. dev_dbg(lp3972->dev, "reg read 0x%02x -> 0x%02x\n", (int)reg,
  172. (unsigned)val & 0xff);
  173. mutex_unlock(&lp3972->io_lock);
  174. return val & 0xff;
  175. }
  176. static int lp3972_set_bits(struct lp3972 *lp3972, u8 reg, u16 mask, u16 val)
  177. {
  178. u16 tmp;
  179. int ret;
  180. mutex_lock(&lp3972->io_lock);
  181. ret = lp3972_i2c_read(lp3972->i2c, reg, 1, &tmp);
  182. tmp = (tmp & ~mask) | val;
  183. if (ret == 0) {
  184. ret = lp3972_i2c_write(lp3972->i2c, reg, 1, &tmp);
  185. dev_dbg(lp3972->dev, "reg write 0x%02x -> 0x%02x\n", (int)reg,
  186. (unsigned)val & 0xff);
  187. }
  188. mutex_unlock(&lp3972->io_lock);
  189. return ret;
  190. }
  191. static int lp3972_ldo_is_enabled(struct regulator_dev *dev)
  192. {
  193. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  194. int ldo = rdev_get_id(dev) - LP3972_LDO1;
  195. u16 mask = LP3972_LDO_OUTPUT_ENABLE_MASK(ldo);
  196. u16 val;
  197. val = lp3972_reg_read(lp3972, LP3972_LDO_OUTPUT_ENABLE_REG(ldo));
  198. return !!(val & mask);
  199. }
  200. static int lp3972_ldo_enable(struct regulator_dev *dev)
  201. {
  202. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  203. int ldo = rdev_get_id(dev) - LP3972_LDO1;
  204. u16 mask = LP3972_LDO_OUTPUT_ENABLE_MASK(ldo);
  205. return lp3972_set_bits(lp3972, LP3972_LDO_OUTPUT_ENABLE_REG(ldo),
  206. mask, mask);
  207. }
  208. static int lp3972_ldo_disable(struct regulator_dev *dev)
  209. {
  210. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  211. int ldo = rdev_get_id(dev) - LP3972_LDO1;
  212. u16 mask = LP3972_LDO_OUTPUT_ENABLE_MASK(ldo);
  213. return lp3972_set_bits(lp3972, LP3972_LDO_OUTPUT_ENABLE_REG(ldo),
  214. mask, 0);
  215. }
  216. static int lp3972_ldo_get_voltage_sel(struct regulator_dev *dev)
  217. {
  218. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  219. int ldo = rdev_get_id(dev) - LP3972_LDO1;
  220. u16 mask = LP3972_LDO_VOL_MASK(ldo);
  221. u16 val, reg;
  222. reg = lp3972_reg_read(lp3972, LP3972_LDO_VOL_CONTR_REG(ldo));
  223. val = (reg >> LP3972_LDO_VOL_CONTR_SHIFT(ldo)) & mask;
  224. return val;
  225. }
  226. static int lp3972_ldo_set_voltage_sel(struct regulator_dev *dev,
  227. unsigned int selector)
  228. {
  229. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  230. int ldo = rdev_get_id(dev) - LP3972_LDO1;
  231. int shift, ret;
  232. shift = LP3972_LDO_VOL_CONTR_SHIFT(ldo);
  233. ret = lp3972_set_bits(lp3972, LP3972_LDO_VOL_CONTR_REG(ldo),
  234. LP3972_LDO_VOL_MASK(ldo) << shift, selector << shift);
  235. if (ret)
  236. return ret;
  237. /*
  238. * LDO1 and LDO5 support voltage control by either target voltage1
  239. * or target voltage2 register.
  240. * We use target voltage1 register for LDO1 and LDO5 in this driver.
  241. * We need to update voltage change control register(0x20) to enable
  242. * LDO1 and LDO5 to change to their programmed target values.
  243. */
  244. switch (ldo) {
  245. case LP3972_LDO1:
  246. case LP3972_LDO5:
  247. shift = LP3972_LDO_VOL_CHANGE_SHIFT(ldo);
  248. ret = lp3972_set_bits(lp3972, LP3972_VOL_CHANGE_REG,
  249. LP3972_VOL_CHANGE_FLAG_MASK << shift,
  250. LP3972_VOL_CHANGE_FLAG_GO << shift);
  251. if (ret)
  252. return ret;
  253. ret = lp3972_set_bits(lp3972, LP3972_VOL_CHANGE_REG,
  254. LP3972_VOL_CHANGE_FLAG_MASK << shift, 0);
  255. break;
  256. }
  257. return ret;
  258. }
  259. static struct regulator_ops lp3972_ldo_ops = {
  260. .list_voltage = regulator_list_voltage_table,
  261. .map_voltage = regulator_map_voltage_ascend,
  262. .is_enabled = lp3972_ldo_is_enabled,
  263. .enable = lp3972_ldo_enable,
  264. .disable = lp3972_ldo_disable,
  265. .get_voltage_sel = lp3972_ldo_get_voltage_sel,
  266. .set_voltage_sel = lp3972_ldo_set_voltage_sel,
  267. };
  268. static int lp3972_dcdc_is_enabled(struct regulator_dev *dev)
  269. {
  270. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  271. int buck = rdev_get_id(dev) - LP3972_DCDC1;
  272. u16 mask = 1 << (buck * 2);
  273. u16 val;
  274. val = lp3972_reg_read(lp3972, LP3972_BUCK_VOL_ENABLE_REG(buck));
  275. return !!(val & mask);
  276. }
  277. static int lp3972_dcdc_enable(struct regulator_dev *dev)
  278. {
  279. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  280. int buck = rdev_get_id(dev) - LP3972_DCDC1;
  281. u16 mask = 1 << (buck * 2);
  282. u16 val;
  283. val = lp3972_set_bits(lp3972, LP3972_BUCK_VOL_ENABLE_REG(buck),
  284. mask, mask);
  285. return val;
  286. }
  287. static int lp3972_dcdc_disable(struct regulator_dev *dev)
  288. {
  289. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  290. int buck = rdev_get_id(dev) - LP3972_DCDC1;
  291. u16 mask = 1 << (buck * 2);
  292. u16 val;
  293. val = lp3972_set_bits(lp3972, LP3972_BUCK_VOL_ENABLE_REG(buck),
  294. mask, 0);
  295. return val;
  296. }
  297. static int lp3972_dcdc_get_voltage_sel(struct regulator_dev *dev)
  298. {
  299. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  300. int buck = rdev_get_id(dev) - LP3972_DCDC1;
  301. u16 reg;
  302. reg = lp3972_reg_read(lp3972, LP3972_BUCK_VOL1_REG(buck));
  303. reg &= LP3972_BUCK_VOL_MASK;
  304. return reg;
  305. }
  306. static int lp3972_dcdc_set_voltage_sel(struct regulator_dev *dev,
  307. unsigned int selector)
  308. {
  309. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  310. int buck = rdev_get_id(dev) - LP3972_DCDC1;
  311. int ret;
  312. ret = lp3972_set_bits(lp3972, LP3972_BUCK_VOL1_REG(buck),
  313. LP3972_BUCK_VOL_MASK, selector);
  314. if (ret)
  315. return ret;
  316. if (buck != 0)
  317. return ret;
  318. ret = lp3972_set_bits(lp3972, LP3972_VOL_CHANGE_REG,
  319. LP3972_VOL_CHANGE_FLAG_MASK, LP3972_VOL_CHANGE_FLAG_GO);
  320. if (ret)
  321. return ret;
  322. return lp3972_set_bits(lp3972, LP3972_VOL_CHANGE_REG,
  323. LP3972_VOL_CHANGE_FLAG_MASK, 0);
  324. }
  325. static struct regulator_ops lp3972_dcdc_ops = {
  326. .list_voltage = regulator_list_voltage_table,
  327. .map_voltage = regulator_map_voltage_ascend,
  328. .is_enabled = lp3972_dcdc_is_enabled,
  329. .enable = lp3972_dcdc_enable,
  330. .disable = lp3972_dcdc_disable,
  331. .get_voltage_sel = lp3972_dcdc_get_voltage_sel,
  332. .set_voltage_sel = lp3972_dcdc_set_voltage_sel,
  333. };
  334. static const struct regulator_desc regulators[] = {
  335. {
  336. .name = "LDO1",
  337. .id = LP3972_LDO1,
  338. .ops = &lp3972_ldo_ops,
  339. .n_voltages = ARRAY_SIZE(ldo1_voltage_map),
  340. .volt_table = ldo1_voltage_map,
  341. .type = REGULATOR_VOLTAGE,
  342. .owner = THIS_MODULE,
  343. },
  344. {
  345. .name = "LDO2",
  346. .id = LP3972_LDO2,
  347. .ops = &lp3972_ldo_ops,
  348. .n_voltages = ARRAY_SIZE(ldo23_voltage_map),
  349. .volt_table = ldo23_voltage_map,
  350. .type = REGULATOR_VOLTAGE,
  351. .owner = THIS_MODULE,
  352. },
  353. {
  354. .name = "LDO3",
  355. .id = LP3972_LDO3,
  356. .ops = &lp3972_ldo_ops,
  357. .n_voltages = ARRAY_SIZE(ldo23_voltage_map),
  358. .volt_table = ldo23_voltage_map,
  359. .type = REGULATOR_VOLTAGE,
  360. .owner = THIS_MODULE,
  361. },
  362. {
  363. .name = "LDO4",
  364. .id = LP3972_LDO4,
  365. .ops = &lp3972_ldo_ops,
  366. .n_voltages = ARRAY_SIZE(ldo4_voltage_map),
  367. .volt_table = ldo4_voltage_map,
  368. .type = REGULATOR_VOLTAGE,
  369. .owner = THIS_MODULE,
  370. },
  371. {
  372. .name = "LDO5",
  373. .id = LP3972_LDO5,
  374. .ops = &lp3972_ldo_ops,
  375. .n_voltages = ARRAY_SIZE(ldo5_voltage_map),
  376. .volt_table = ldo5_voltage_map,
  377. .type = REGULATOR_VOLTAGE,
  378. .owner = THIS_MODULE,
  379. },
  380. {
  381. .name = "DCDC1",
  382. .id = LP3972_DCDC1,
  383. .ops = &lp3972_dcdc_ops,
  384. .n_voltages = ARRAY_SIZE(buck1_voltage_map),
  385. .volt_table = buck1_voltage_map,
  386. .type = REGULATOR_VOLTAGE,
  387. .owner = THIS_MODULE,
  388. },
  389. {
  390. .name = "DCDC2",
  391. .id = LP3972_DCDC2,
  392. .ops = &lp3972_dcdc_ops,
  393. .n_voltages = ARRAY_SIZE(buck23_voltage_map),
  394. .volt_table = buck23_voltage_map,
  395. .type = REGULATOR_VOLTAGE,
  396. .owner = THIS_MODULE,
  397. },
  398. {
  399. .name = "DCDC3",
  400. .id = LP3972_DCDC3,
  401. .ops = &lp3972_dcdc_ops,
  402. .n_voltages = ARRAY_SIZE(buck23_voltage_map),
  403. .volt_table = buck23_voltage_map,
  404. .type = REGULATOR_VOLTAGE,
  405. .owner = THIS_MODULE,
  406. },
  407. };
  408. static int setup_regulators(struct lp3972 *lp3972,
  409. struct lp3972_platform_data *pdata)
  410. {
  411. int i, err;
  412. lp3972->num_regulators = pdata->num_regulators;
  413. lp3972->rdev = kcalloc(pdata->num_regulators,
  414. sizeof(struct regulator_dev *), GFP_KERNEL);
  415. if (!lp3972->rdev) {
  416. err = -ENOMEM;
  417. goto err_nomem;
  418. }
  419. /* Instantiate the regulators */
  420. for (i = 0; i < pdata->num_regulators; i++) {
  421. struct lp3972_regulator_subdev *reg = &pdata->regulators[i];
  422. struct regulator_config config = { };
  423. config.dev = lp3972->dev;
  424. config.init_data = reg->initdata;
  425. config.driver_data = lp3972;
  426. lp3972->rdev[i] = regulator_register(&regulators[reg->id],
  427. &config);
  428. if (IS_ERR(lp3972->rdev[i])) {
  429. err = PTR_ERR(lp3972->rdev[i]);
  430. dev_err(lp3972->dev, "regulator init failed: %d\n",
  431. err);
  432. goto error;
  433. }
  434. }
  435. return 0;
  436. error:
  437. while (--i >= 0)
  438. regulator_unregister(lp3972->rdev[i]);
  439. kfree(lp3972->rdev);
  440. lp3972->rdev = NULL;
  441. err_nomem:
  442. return err;
  443. }
  444. static int lp3972_i2c_probe(struct i2c_client *i2c,
  445. const struct i2c_device_id *id)
  446. {
  447. struct lp3972 *lp3972;
  448. struct lp3972_platform_data *pdata = dev_get_platdata(&i2c->dev);
  449. int ret;
  450. u16 val;
  451. if (!pdata) {
  452. dev_dbg(&i2c->dev, "No platform init data supplied\n");
  453. return -ENODEV;
  454. }
  455. lp3972 = devm_kzalloc(&i2c->dev, sizeof(struct lp3972), GFP_KERNEL);
  456. if (!lp3972)
  457. return -ENOMEM;
  458. lp3972->i2c = i2c;
  459. lp3972->dev = &i2c->dev;
  460. mutex_init(&lp3972->io_lock);
  461. /* Detect LP3972 */
  462. ret = lp3972_i2c_read(i2c, LP3972_SYS_CONTROL1_REG, 1, &val);
  463. if (ret == 0 &&
  464. (val & SYS_CONTROL1_INIT_MASK) != SYS_CONTROL1_INIT_VAL) {
  465. ret = -ENODEV;
  466. dev_err(&i2c->dev, "chip reported: val = 0x%x\n", val);
  467. }
  468. if (ret < 0) {
  469. dev_err(&i2c->dev, "failed to detect device. ret = %d\n", ret);
  470. return ret;
  471. }
  472. ret = setup_regulators(lp3972, pdata);
  473. if (ret < 0)
  474. return ret;
  475. i2c_set_clientdata(i2c, lp3972);
  476. return 0;
  477. }
  478. static int lp3972_i2c_remove(struct i2c_client *i2c)
  479. {
  480. struct lp3972 *lp3972 = i2c_get_clientdata(i2c);
  481. int i;
  482. for (i = 0; i < lp3972->num_regulators; i++)
  483. regulator_unregister(lp3972->rdev[i]);
  484. kfree(lp3972->rdev);
  485. return 0;
  486. }
  487. static const struct i2c_device_id lp3972_i2c_id[] = {
  488. { "lp3972", 0 },
  489. { }
  490. };
  491. MODULE_DEVICE_TABLE(i2c, lp3972_i2c_id);
  492. static struct i2c_driver lp3972_i2c_driver = {
  493. .driver = {
  494. .name = "lp3972",
  495. .owner = THIS_MODULE,
  496. },
  497. .probe = lp3972_i2c_probe,
  498. .remove = lp3972_i2c_remove,
  499. .id_table = lp3972_i2c_id,
  500. };
  501. static int __init lp3972_module_init(void)
  502. {
  503. return i2c_add_driver(&lp3972_i2c_driver);
  504. }
  505. subsys_initcall(lp3972_module_init);
  506. static void __exit lp3972_module_exit(void)
  507. {
  508. i2c_del_driver(&lp3972_i2c_driver);
  509. }
  510. module_exit(lp3972_module_exit);
  511. MODULE_LICENSE("GPL");
  512. MODULE_AUTHOR("Axel Lin <axel.lin@gmail.com>");
  513. MODULE_DESCRIPTION("LP3972 PMIC driver");