portdrv_pci.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443
  1. /*
  2. * File: portdrv_pci.c
  3. * Purpose: PCI Express Port Bus Driver
  4. *
  5. * Copyright (C) 2004 Intel
  6. * Copyright (C) Tom Long Nguyen (tom.l.nguyen@intel.com)
  7. */
  8. #include <linux/module.h>
  9. #include <linux/pci.h>
  10. #include <linux/kernel.h>
  11. #include <linux/errno.h>
  12. #include <linux/pm.h>
  13. #include <linux/pm_runtime.h>
  14. #include <linux/init.h>
  15. #include <linux/pcieport_if.h>
  16. #include <linux/aer.h>
  17. #include <linux/dmi.h>
  18. #include <linux/pci-aspm.h>
  19. #include "portdrv.h"
  20. #include "aer/aerdrv.h"
  21. /*
  22. * Version Information
  23. */
  24. #define DRIVER_VERSION "v1.0"
  25. #define DRIVER_AUTHOR "tom.l.nguyen@intel.com"
  26. #define DRIVER_DESC "PCIe Port Bus Driver"
  27. MODULE_AUTHOR(DRIVER_AUTHOR);
  28. MODULE_DESCRIPTION(DRIVER_DESC);
  29. MODULE_LICENSE("GPL");
  30. /* If this switch is set, PCIe port native services should not be enabled. */
  31. bool pcie_ports_disabled;
  32. /*
  33. * If this switch is set, ACPI _OSC will be used to determine whether or not to
  34. * enable PCIe port native services.
  35. */
  36. bool pcie_ports_auto = true;
  37. static int __init pcie_port_setup(char *str)
  38. {
  39. if (!strncmp(str, "compat", 6)) {
  40. pcie_ports_disabled = true;
  41. } else if (!strncmp(str, "native", 6)) {
  42. pcie_ports_disabled = false;
  43. pcie_ports_auto = false;
  44. } else if (!strncmp(str, "auto", 4)) {
  45. pcie_ports_disabled = false;
  46. pcie_ports_auto = true;
  47. }
  48. return 1;
  49. }
  50. __setup("pcie_ports=", pcie_port_setup);
  51. /* global data */
  52. /**
  53. * pcie_clear_root_pme_status - Clear root port PME interrupt status.
  54. * @dev: PCIe root port or event collector.
  55. */
  56. void pcie_clear_root_pme_status(struct pci_dev *dev)
  57. {
  58. pcie_capability_set_dword(dev, PCI_EXP_RTSTA, PCI_EXP_RTSTA_PME);
  59. }
  60. static int pcie_portdrv_restore_config(struct pci_dev *dev)
  61. {
  62. int retval;
  63. retval = pci_enable_device(dev);
  64. if (retval)
  65. return retval;
  66. pci_set_master(dev);
  67. return 0;
  68. }
  69. #ifdef CONFIG_PM
  70. static int pcie_port_resume_noirq(struct device *dev)
  71. {
  72. struct pci_dev *pdev = to_pci_dev(dev);
  73. /*
  74. * Some BIOSes forget to clear Root PME Status bits after system wakeup
  75. * which breaks ACPI-based runtime wakeup on PCI Express, so clear those
  76. * bits now just in case (shouldn't hurt).
  77. */
  78. if (pci_pcie_type(pdev) == PCI_EXP_TYPE_ROOT_PORT)
  79. pcie_clear_root_pme_status(pdev);
  80. return 0;
  81. }
  82. #ifdef CONFIG_PM_RUNTIME
  83. struct d3cold_info {
  84. bool no_d3cold;
  85. unsigned int d3cold_delay;
  86. };
  87. static int pci_dev_d3cold_info(struct pci_dev *pdev, void *data)
  88. {
  89. struct d3cold_info *info = data;
  90. info->d3cold_delay = max_t(unsigned int, pdev->d3cold_delay,
  91. info->d3cold_delay);
  92. if (pdev->no_d3cold)
  93. info->no_d3cold = true;
  94. return 0;
  95. }
  96. static int pcie_port_runtime_suspend(struct device *dev)
  97. {
  98. struct pci_dev *pdev = to_pci_dev(dev);
  99. struct d3cold_info d3cold_info = {
  100. .no_d3cold = false,
  101. .d3cold_delay = PCI_PM_D3_WAIT,
  102. };
  103. /*
  104. * If any subordinate device disable D3cold, we should not put
  105. * the port into D3cold. The D3cold delay of port should be
  106. * the max of that of all subordinate devices.
  107. */
  108. pci_walk_bus(pdev->subordinate, pci_dev_d3cold_info, &d3cold_info);
  109. pdev->no_d3cold = d3cold_info.no_d3cold;
  110. pdev->d3cold_delay = d3cold_info.d3cold_delay;
  111. return 0;
  112. }
  113. static int pcie_port_runtime_resume(struct device *dev)
  114. {
  115. return 0;
  116. }
  117. static int pci_dev_pme_poll(struct pci_dev *pdev, void *data)
  118. {
  119. bool *pme_poll = data;
  120. if (pdev->pme_poll)
  121. *pme_poll = true;
  122. return 0;
  123. }
  124. static int pcie_port_runtime_idle(struct device *dev)
  125. {
  126. struct pci_dev *pdev = to_pci_dev(dev);
  127. bool pme_poll = false;
  128. /*
  129. * If any subordinate device needs pme poll, we should keep
  130. * the port in D0, because we need port in D0 to poll it.
  131. */
  132. pci_walk_bus(pdev->subordinate, pci_dev_pme_poll, &pme_poll);
  133. /* Delay for a short while to prevent too frequent suspend/resume */
  134. if (!pme_poll)
  135. pm_schedule_suspend(dev, 10);
  136. return -EBUSY;
  137. }
  138. #else
  139. #define pcie_port_runtime_suspend NULL
  140. #define pcie_port_runtime_resume NULL
  141. #define pcie_port_runtime_idle NULL
  142. #endif
  143. static const struct dev_pm_ops pcie_portdrv_pm_ops = {
  144. .suspend = pcie_port_device_suspend,
  145. .resume = pcie_port_device_resume,
  146. .freeze = pcie_port_device_suspend,
  147. .thaw = pcie_port_device_resume,
  148. .poweroff = pcie_port_device_suspend,
  149. .restore = pcie_port_device_resume,
  150. .resume_noirq = pcie_port_resume_noirq,
  151. .runtime_suspend = pcie_port_runtime_suspend,
  152. .runtime_resume = pcie_port_runtime_resume,
  153. .runtime_idle = pcie_port_runtime_idle,
  154. };
  155. #define PCIE_PORTDRV_PM_OPS (&pcie_portdrv_pm_ops)
  156. #else /* !PM */
  157. #define PCIE_PORTDRV_PM_OPS NULL
  158. #endif /* !PM */
  159. /*
  160. * pcie_portdrv_probe - Probe PCI-Express port devices
  161. * @dev: PCI-Express port device being probed
  162. *
  163. * If detected invokes the pcie_port_device_register() method for
  164. * this port device.
  165. *
  166. */
  167. static int pcie_portdrv_probe(struct pci_dev *dev,
  168. const struct pci_device_id *id)
  169. {
  170. int status;
  171. if (!pci_is_pcie(dev) ||
  172. ((pci_pcie_type(dev) != PCI_EXP_TYPE_ROOT_PORT) &&
  173. (pci_pcie_type(dev) != PCI_EXP_TYPE_UPSTREAM) &&
  174. (pci_pcie_type(dev) != PCI_EXP_TYPE_DOWNSTREAM)))
  175. return -ENODEV;
  176. if (!dev->irq && dev->pin) {
  177. dev_warn(&dev->dev, "device [%04x:%04x] has invalid IRQ; "
  178. "check vendor BIOS\n", dev->vendor, dev->device);
  179. }
  180. status = pcie_port_device_register(dev);
  181. if (status)
  182. return status;
  183. pci_save_state(dev);
  184. /*
  185. * D3cold may not work properly on some PCIe port, so disable
  186. * it by default.
  187. */
  188. dev->d3cold_allowed = false;
  189. return 0;
  190. }
  191. static void pcie_portdrv_remove(struct pci_dev *dev)
  192. {
  193. pcie_port_device_remove(dev);
  194. pci_disable_device(dev);
  195. }
  196. static int error_detected_iter(struct device *device, void *data)
  197. {
  198. struct pcie_device *pcie_device;
  199. struct pcie_port_service_driver *driver;
  200. struct aer_broadcast_data *result_data;
  201. pci_ers_result_t status;
  202. result_data = (struct aer_broadcast_data *) data;
  203. if (device->bus == &pcie_port_bus_type && device->driver) {
  204. driver = to_service_driver(device->driver);
  205. if (!driver ||
  206. !driver->err_handler ||
  207. !driver->err_handler->error_detected)
  208. return 0;
  209. pcie_device = to_pcie_device(device);
  210. /* Forward error detected message to service drivers */
  211. status = driver->err_handler->error_detected(
  212. pcie_device->port,
  213. result_data->state);
  214. result_data->result =
  215. merge_result(result_data->result, status);
  216. }
  217. return 0;
  218. }
  219. static pci_ers_result_t pcie_portdrv_error_detected(struct pci_dev *dev,
  220. enum pci_channel_state error)
  221. {
  222. struct aer_broadcast_data data = {error, PCI_ERS_RESULT_CAN_RECOVER};
  223. /* get true return value from &data */
  224. device_for_each_child(&dev->dev, &data, error_detected_iter);
  225. return data.result;
  226. }
  227. static int mmio_enabled_iter(struct device *device, void *data)
  228. {
  229. struct pcie_device *pcie_device;
  230. struct pcie_port_service_driver *driver;
  231. pci_ers_result_t status, *result;
  232. result = (pci_ers_result_t *) data;
  233. if (device->bus == &pcie_port_bus_type && device->driver) {
  234. driver = to_service_driver(device->driver);
  235. if (driver &&
  236. driver->err_handler &&
  237. driver->err_handler->mmio_enabled) {
  238. pcie_device = to_pcie_device(device);
  239. /* Forward error message to service drivers */
  240. status = driver->err_handler->mmio_enabled(
  241. pcie_device->port);
  242. *result = merge_result(*result, status);
  243. }
  244. }
  245. return 0;
  246. }
  247. static pci_ers_result_t pcie_portdrv_mmio_enabled(struct pci_dev *dev)
  248. {
  249. pci_ers_result_t status = PCI_ERS_RESULT_RECOVERED;
  250. /* get true return value from &status */
  251. device_for_each_child(&dev->dev, &status, mmio_enabled_iter);
  252. return status;
  253. }
  254. static int slot_reset_iter(struct device *device, void *data)
  255. {
  256. struct pcie_device *pcie_device;
  257. struct pcie_port_service_driver *driver;
  258. pci_ers_result_t status, *result;
  259. result = (pci_ers_result_t *) data;
  260. if (device->bus == &pcie_port_bus_type && device->driver) {
  261. driver = to_service_driver(device->driver);
  262. if (driver &&
  263. driver->err_handler &&
  264. driver->err_handler->slot_reset) {
  265. pcie_device = to_pcie_device(device);
  266. /* Forward error message to service drivers */
  267. status = driver->err_handler->slot_reset(
  268. pcie_device->port);
  269. *result = merge_result(*result, status);
  270. }
  271. }
  272. return 0;
  273. }
  274. static pci_ers_result_t pcie_portdrv_slot_reset(struct pci_dev *dev)
  275. {
  276. pci_ers_result_t status = PCI_ERS_RESULT_RECOVERED;
  277. /* If fatal, restore cfg space for possible link reset at upstream */
  278. if (dev->error_state == pci_channel_io_frozen) {
  279. dev->state_saved = true;
  280. pci_restore_state(dev);
  281. pcie_portdrv_restore_config(dev);
  282. pci_enable_pcie_error_reporting(dev);
  283. }
  284. /* get true return value from &status */
  285. device_for_each_child(&dev->dev, &status, slot_reset_iter);
  286. return status;
  287. }
  288. static int resume_iter(struct device *device, void *data)
  289. {
  290. struct pcie_device *pcie_device;
  291. struct pcie_port_service_driver *driver;
  292. if (device->bus == &pcie_port_bus_type && device->driver) {
  293. driver = to_service_driver(device->driver);
  294. if (driver &&
  295. driver->err_handler &&
  296. driver->err_handler->resume) {
  297. pcie_device = to_pcie_device(device);
  298. /* Forward error message to service drivers */
  299. driver->err_handler->resume(pcie_device->port);
  300. }
  301. }
  302. return 0;
  303. }
  304. static void pcie_portdrv_err_resume(struct pci_dev *dev)
  305. {
  306. device_for_each_child(&dev->dev, NULL, resume_iter);
  307. }
  308. /*
  309. * LINUX Device Driver Model
  310. */
  311. static const struct pci_device_id port_pci_ids[] = { {
  312. /* handle any PCI-Express port */
  313. PCI_DEVICE_CLASS(((PCI_CLASS_BRIDGE_PCI << 8) | 0x00), ~0),
  314. }, { /* end: all zeroes */ }
  315. };
  316. MODULE_DEVICE_TABLE(pci, port_pci_ids);
  317. static const struct pci_error_handlers pcie_portdrv_err_handler = {
  318. .error_detected = pcie_portdrv_error_detected,
  319. .mmio_enabled = pcie_portdrv_mmio_enabled,
  320. .slot_reset = pcie_portdrv_slot_reset,
  321. .resume = pcie_portdrv_err_resume,
  322. };
  323. static struct pci_driver pcie_portdriver = {
  324. .name = "pcieport",
  325. .id_table = &port_pci_ids[0],
  326. .probe = pcie_portdrv_probe,
  327. .remove = pcie_portdrv_remove,
  328. .err_handler = &pcie_portdrv_err_handler,
  329. .driver.pm = PCIE_PORTDRV_PM_OPS,
  330. };
  331. static int __init dmi_pcie_pme_disable_msi(const struct dmi_system_id *d)
  332. {
  333. pr_notice("%s detected: will not use MSI for PCIe PME signaling\n",
  334. d->ident);
  335. pcie_pme_disable_msi();
  336. return 0;
  337. }
  338. static struct dmi_system_id __initdata pcie_portdrv_dmi_table[] = {
  339. /*
  340. * Boxes that should not use MSI for PCIe PME signaling.
  341. */
  342. {
  343. .callback = dmi_pcie_pme_disable_msi,
  344. .ident = "MSI Wind U-100",
  345. .matches = {
  346. DMI_MATCH(DMI_SYS_VENDOR,
  347. "MICRO-STAR INTERNATIONAL CO., LTD"),
  348. DMI_MATCH(DMI_PRODUCT_NAME, "U-100"),
  349. },
  350. },
  351. {}
  352. };
  353. static int __init pcie_portdrv_init(void)
  354. {
  355. int retval;
  356. if (pcie_ports_disabled)
  357. return pci_register_driver(&pcie_portdriver);
  358. dmi_check_system(pcie_portdrv_dmi_table);
  359. retval = pcie_port_bus_register();
  360. if (retval) {
  361. printk(KERN_WARNING "PCIE: bus_register error: %d\n", retval);
  362. goto out;
  363. }
  364. retval = pci_register_driver(&pcie_portdriver);
  365. if (retval)
  366. pcie_port_bus_unregister();
  367. out:
  368. return retval;
  369. }
  370. module_init(pcie_portdrv_init);