pcie-designware.h 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. /*
  2. * Synopsys Designware PCIe host controller driver
  3. *
  4. * Copyright (C) 2013 Samsung Electronics Co., Ltd.
  5. * http://www.samsung.com
  6. *
  7. * Author: Jingoo Han <jg1.han@samsung.com>
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. struct pcie_port_info {
  14. u32 cfg0_size;
  15. u32 cfg1_size;
  16. u32 io_size;
  17. u32 mem_size;
  18. phys_addr_t io_bus_addr;
  19. phys_addr_t mem_bus_addr;
  20. };
  21. struct pcie_port {
  22. struct device *dev;
  23. u8 root_bus_nr;
  24. void __iomem *dbi_base;
  25. u64 cfg0_base;
  26. void __iomem *va_cfg0_base;
  27. u64 cfg1_base;
  28. void __iomem *va_cfg1_base;
  29. u64 io_base;
  30. u64 mem_base;
  31. spinlock_t conf_lock;
  32. struct resource cfg;
  33. struct resource io;
  34. struct resource mem;
  35. struct pcie_port_info config;
  36. int irq;
  37. u32 lanes;
  38. struct pcie_host_ops *ops;
  39. };
  40. struct pcie_host_ops {
  41. void (*readl_rc)(struct pcie_port *pp,
  42. void __iomem *dbi_base, u32 *val);
  43. void (*writel_rc)(struct pcie_port *pp,
  44. u32 val, void __iomem *dbi_base);
  45. int (*rd_own_conf)(struct pcie_port *pp, int where, int size, u32 *val);
  46. int (*wr_own_conf)(struct pcie_port *pp, int where, int size, u32 val);
  47. int (*link_up)(struct pcie_port *pp);
  48. void (*host_init)(struct pcie_port *pp);
  49. };
  50. extern unsigned long global_io_offset;
  51. int cfg_read(void __iomem *addr, int where, int size, u32 *val);
  52. int cfg_write(void __iomem *addr, int where, int size, u32 val);
  53. int dw_pcie_wr_own_conf(struct pcie_port *pp, int where, int size, u32 val);
  54. int dw_pcie_rd_own_conf(struct pcie_port *pp, int where, int size, u32 *val);
  55. int dw_pcie_link_up(struct pcie_port *pp);
  56. void dw_pcie_setup_rc(struct pcie_port *pp);
  57. int dw_pcie_host_init(struct pcie_port *pp);
  58. int dw_pcie_setup(int nr, struct pci_sys_data *sys);
  59. struct pci_bus *dw_pcie_scan_bus(int nr, struct pci_sys_data *sys);
  60. int dw_pcie_map_irq(const struct pci_dev *dev, u8 slot, u8 pin);