af9035.h 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140
  1. /*
  2. * Afatech AF9035 DVB USB driver
  3. *
  4. * Copyright (C) 2009 Antti Palosaari <crope@iki.fi>
  5. * Copyright (C) 2012 Antti Palosaari <crope@iki.fi>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along
  18. * with this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
  20. */
  21. #ifndef AF9035_H
  22. #define AF9035_H
  23. #include "dvb_usb.h"
  24. #include "af9033.h"
  25. #include "tua9001.h"
  26. #include "fc0011.h"
  27. #include "fc0012.h"
  28. #include "mxl5007t.h"
  29. #include "tda18218.h"
  30. #include "fc2580.h"
  31. #include "tuner_it913x.h"
  32. struct reg_val {
  33. u32 reg;
  34. u8 val;
  35. };
  36. struct reg_val_mask {
  37. u32 reg;
  38. u8 val;
  39. u8 mask;
  40. };
  41. struct usb_req {
  42. u8 cmd;
  43. u8 mbox;
  44. u8 wlen;
  45. u8 *wbuf;
  46. u8 rlen;
  47. u8 *rbuf;
  48. };
  49. struct state {
  50. #define BUF_LEN 64
  51. u8 buf[BUF_LEN];
  52. u8 seq; /* packet sequence number */
  53. u8 prechip_version;
  54. u8 chip_version;
  55. u16 chip_type;
  56. u8 dual_mode:1;
  57. u16 eeprom_addr;
  58. struct af9033_config af9033_config[2];
  59. };
  60. static const u32 clock_lut_af9035[] = {
  61. 20480000, /* FPGA */
  62. 16384000, /* 16.38 MHz */
  63. 20480000, /* 20.48 MHz */
  64. 36000000, /* 36.00 MHz */
  65. 30000000, /* 30.00 MHz */
  66. 26000000, /* 26.00 MHz */
  67. 28000000, /* 28.00 MHz */
  68. 32000000, /* 32.00 MHz */
  69. 34000000, /* 34.00 MHz */
  70. 24000000, /* 24.00 MHz */
  71. 22000000, /* 22.00 MHz */
  72. 12000000, /* 12.00 MHz */
  73. };
  74. static const u32 clock_lut_it9135[] = {
  75. 12000000, /* 12.00 MHz */
  76. 20480000, /* 20.48 MHz */
  77. 36000000, /* 36.00 MHz */
  78. 30000000, /* 30.00 MHz */
  79. 26000000, /* 26.00 MHz */
  80. 28000000, /* 28.00 MHz */
  81. 32000000, /* 32.00 MHz */
  82. 34000000, /* 34.00 MHz */
  83. 24000000, /* 24.00 MHz */
  84. 22000000, /* 22.00 MHz */
  85. };
  86. #define AF9035_FIRMWARE_AF9035 "dvb-usb-af9035-02.fw"
  87. #define AF9035_FIRMWARE_IT9135_V1 "dvb-usb-it9135-01.fw"
  88. #define AF9035_FIRMWARE_IT9135_V2 "dvb-usb-it9135-02.fw"
  89. /*
  90. * eeprom is memory mapped as read only. Writing that memory mapped address
  91. * will not corrupt eeprom.
  92. *
  93. * TS mode:
  94. * 0 TS
  95. * 1 DCA + PIP
  96. * 3 PIP
  97. * n DCA
  98. *
  99. * Values 0 and 3 are seen to this day. 0 for single TS and 3 for dual TS.
  100. */
  101. #define EEPROM_BASE_AF9035 0x42fd
  102. #define EEPROM_BASE_IT9135 0x499c
  103. #define EEPROM_SHIFT 0x10
  104. #define EEPROM_IR_MODE 0x10
  105. #define EEPROM_TS_MODE 0x29
  106. #define EEPROM_2ND_DEMOD_ADDR 0x2a
  107. #define EEPROM_IR_TYPE 0x2c
  108. #define EEPROM_1_IF_L 0x30
  109. #define EEPROM_1_IF_H 0x31
  110. #define EEPROM_1_TUNER_ID 0x34
  111. #define EEPROM_2_IF_L 0x40
  112. #define EEPROM_2_IF_H 0x41
  113. #define EEPROM_2_TUNER_ID 0x44
  114. /* USB commands */
  115. #define CMD_MEM_RD 0x00
  116. #define CMD_MEM_WR 0x01
  117. #define CMD_I2C_RD 0x02
  118. #define CMD_I2C_WR 0x03
  119. #define CMD_IR_GET 0x18
  120. #define CMD_FW_DL 0x21
  121. #define CMD_FW_QUERYINFO 0x22
  122. #define CMD_FW_BOOT 0x23
  123. #define CMD_FW_DL_BEGIN 0x24
  124. #define CMD_FW_DL_END 0x25
  125. #define CMD_FW_SCATTER_WR 0x29
  126. #endif