nvme-scsi.c 83 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044
  1. /*
  2. * NVM Express device driver
  3. * Copyright (c) 2011, Intel Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms and conditions of the GNU General Public License,
  7. * version 2, as published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc.,
  16. * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
  17. */
  18. /*
  19. * Refer to the SCSI-NVMe Translation spec for details on how
  20. * each command is translated.
  21. */
  22. #include <linux/nvme.h>
  23. #include <linux/bio.h>
  24. #include <linux/bitops.h>
  25. #include <linux/blkdev.h>
  26. #include <linux/delay.h>
  27. #include <linux/errno.h>
  28. #include <linux/fs.h>
  29. #include <linux/genhd.h>
  30. #include <linux/idr.h>
  31. #include <linux/init.h>
  32. #include <linux/interrupt.h>
  33. #include <linux/io.h>
  34. #include <linux/kdev_t.h>
  35. #include <linux/kthread.h>
  36. #include <linux/kernel.h>
  37. #include <linux/mm.h>
  38. #include <linux/module.h>
  39. #include <linux/moduleparam.h>
  40. #include <linux/pci.h>
  41. #include <linux/poison.h>
  42. #include <linux/sched.h>
  43. #include <linux/slab.h>
  44. #include <linux/types.h>
  45. #include <scsi/sg.h>
  46. #include <scsi/scsi.h>
  47. static int sg_version_num = 30534; /* 2 digits for each component */
  48. #define SNTI_TRANSLATION_SUCCESS 0
  49. #define SNTI_INTERNAL_ERROR 1
  50. /* VPD Page Codes */
  51. #define VPD_SUPPORTED_PAGES 0x00
  52. #define VPD_SERIAL_NUMBER 0x80
  53. #define VPD_DEVICE_IDENTIFIERS 0x83
  54. #define VPD_EXTENDED_INQUIRY 0x86
  55. #define VPD_BLOCK_DEV_CHARACTERISTICS 0xB1
  56. /* CDB offsets */
  57. #define REPORT_LUNS_CDB_ALLOC_LENGTH_OFFSET 6
  58. #define REPORT_LUNS_SR_OFFSET 2
  59. #define READ_CAP_16_CDB_ALLOC_LENGTH_OFFSET 10
  60. #define REQUEST_SENSE_CDB_ALLOC_LENGTH_OFFSET 4
  61. #define REQUEST_SENSE_DESC_OFFSET 1
  62. #define REQUEST_SENSE_DESC_MASK 0x01
  63. #define DESCRIPTOR_FORMAT_SENSE_DATA_TYPE 1
  64. #define INQUIRY_EVPD_BYTE_OFFSET 1
  65. #define INQUIRY_PAGE_CODE_BYTE_OFFSET 2
  66. #define INQUIRY_EVPD_BIT_MASK 1
  67. #define INQUIRY_CDB_ALLOCATION_LENGTH_OFFSET 3
  68. #define START_STOP_UNIT_CDB_IMMED_OFFSET 1
  69. #define START_STOP_UNIT_CDB_IMMED_MASK 0x1
  70. #define START_STOP_UNIT_CDB_POWER_COND_MOD_OFFSET 3
  71. #define START_STOP_UNIT_CDB_POWER_COND_MOD_MASK 0xF
  72. #define START_STOP_UNIT_CDB_POWER_COND_OFFSET 4
  73. #define START_STOP_UNIT_CDB_POWER_COND_MASK 0xF0
  74. #define START_STOP_UNIT_CDB_NO_FLUSH_OFFSET 4
  75. #define START_STOP_UNIT_CDB_NO_FLUSH_MASK 0x4
  76. #define START_STOP_UNIT_CDB_START_OFFSET 4
  77. #define START_STOP_UNIT_CDB_START_MASK 0x1
  78. #define WRITE_BUFFER_CDB_MODE_OFFSET 1
  79. #define WRITE_BUFFER_CDB_MODE_MASK 0x1F
  80. #define WRITE_BUFFER_CDB_BUFFER_ID_OFFSET 2
  81. #define WRITE_BUFFER_CDB_BUFFER_OFFSET_OFFSET 3
  82. #define WRITE_BUFFER_CDB_PARM_LIST_LENGTH_OFFSET 6
  83. #define FORMAT_UNIT_CDB_FORMAT_PROT_INFO_OFFSET 1
  84. #define FORMAT_UNIT_CDB_FORMAT_PROT_INFO_MASK 0xC0
  85. #define FORMAT_UNIT_CDB_FORMAT_PROT_INFO_SHIFT 6
  86. #define FORMAT_UNIT_CDB_LONG_LIST_OFFSET 1
  87. #define FORMAT_UNIT_CDB_LONG_LIST_MASK 0x20
  88. #define FORMAT_UNIT_CDB_FORMAT_DATA_OFFSET 1
  89. #define FORMAT_UNIT_CDB_FORMAT_DATA_MASK 0x10
  90. #define FORMAT_UNIT_SHORT_PARM_LIST_LEN 4
  91. #define FORMAT_UNIT_LONG_PARM_LIST_LEN 8
  92. #define FORMAT_UNIT_PROT_INT_OFFSET 3
  93. #define FORMAT_UNIT_PROT_FIELD_USAGE_OFFSET 0
  94. #define FORMAT_UNIT_PROT_FIELD_USAGE_MASK 0x07
  95. #define UNMAP_CDB_PARAM_LIST_LENGTH_OFFSET 7
  96. /* Misc. defines */
  97. #define NIBBLE_SHIFT 4
  98. #define FIXED_SENSE_DATA 0x70
  99. #define DESC_FORMAT_SENSE_DATA 0x72
  100. #define FIXED_SENSE_DATA_ADD_LENGTH 10
  101. #define LUN_ENTRY_SIZE 8
  102. #define LUN_DATA_HEADER_SIZE 8
  103. #define ALL_LUNS_RETURNED 0x02
  104. #define ALL_WELL_KNOWN_LUNS_RETURNED 0x01
  105. #define RESTRICTED_LUNS_RETURNED 0x00
  106. #define NVME_POWER_STATE_START_VALID 0x00
  107. #define NVME_POWER_STATE_ACTIVE 0x01
  108. #define NVME_POWER_STATE_IDLE 0x02
  109. #define NVME_POWER_STATE_STANDBY 0x03
  110. #define NVME_POWER_STATE_LU_CONTROL 0x07
  111. #define POWER_STATE_0 0
  112. #define POWER_STATE_1 1
  113. #define POWER_STATE_2 2
  114. #define POWER_STATE_3 3
  115. #define DOWNLOAD_SAVE_ACTIVATE 0x05
  116. #define DOWNLOAD_SAVE_DEFER_ACTIVATE 0x0E
  117. #define ACTIVATE_DEFERRED_MICROCODE 0x0F
  118. #define FORMAT_UNIT_IMMED_MASK 0x2
  119. #define FORMAT_UNIT_IMMED_OFFSET 1
  120. #define KELVIN_TEMP_FACTOR 273
  121. #define FIXED_FMT_SENSE_DATA_SIZE 18
  122. #define DESC_FMT_SENSE_DATA_SIZE 8
  123. /* SCSI/NVMe defines and bit masks */
  124. #define INQ_STANDARD_INQUIRY_PAGE 0x00
  125. #define INQ_SUPPORTED_VPD_PAGES_PAGE 0x00
  126. #define INQ_UNIT_SERIAL_NUMBER_PAGE 0x80
  127. #define INQ_DEVICE_IDENTIFICATION_PAGE 0x83
  128. #define INQ_EXTENDED_INQUIRY_DATA_PAGE 0x86
  129. #define INQ_BDEV_CHARACTERISTICS_PAGE 0xB1
  130. #define INQ_SERIAL_NUMBER_LENGTH 0x14
  131. #define INQ_NUM_SUPPORTED_VPD_PAGES 5
  132. #define VERSION_SPC_4 0x06
  133. #define ACA_UNSUPPORTED 0
  134. #define STANDARD_INQUIRY_LENGTH 36
  135. #define ADDITIONAL_STD_INQ_LENGTH 31
  136. #define EXTENDED_INQUIRY_DATA_PAGE_LENGTH 0x3C
  137. #define RESERVED_FIELD 0
  138. /* SCSI READ/WRITE Defines */
  139. #define IO_CDB_WP_MASK 0xE0
  140. #define IO_CDB_WP_SHIFT 5
  141. #define IO_CDB_FUA_MASK 0x8
  142. #define IO_6_CDB_LBA_OFFSET 0
  143. #define IO_6_CDB_LBA_MASK 0x001FFFFF
  144. #define IO_6_CDB_TX_LEN_OFFSET 4
  145. #define IO_6_DEFAULT_TX_LEN 256
  146. #define IO_10_CDB_LBA_OFFSET 2
  147. #define IO_10_CDB_TX_LEN_OFFSET 7
  148. #define IO_10_CDB_WP_OFFSET 1
  149. #define IO_10_CDB_FUA_OFFSET 1
  150. #define IO_12_CDB_LBA_OFFSET 2
  151. #define IO_12_CDB_TX_LEN_OFFSET 6
  152. #define IO_12_CDB_WP_OFFSET 1
  153. #define IO_12_CDB_FUA_OFFSET 1
  154. #define IO_16_CDB_FUA_OFFSET 1
  155. #define IO_16_CDB_WP_OFFSET 1
  156. #define IO_16_CDB_LBA_OFFSET 2
  157. #define IO_16_CDB_TX_LEN_OFFSET 10
  158. /* Mode Sense/Select defines */
  159. #define MODE_PAGE_INFO_EXCEP 0x1C
  160. #define MODE_PAGE_CACHING 0x08
  161. #define MODE_PAGE_CONTROL 0x0A
  162. #define MODE_PAGE_POWER_CONDITION 0x1A
  163. #define MODE_PAGE_RETURN_ALL 0x3F
  164. #define MODE_PAGE_BLK_DES_LEN 0x08
  165. #define MODE_PAGE_LLBAA_BLK_DES_LEN 0x10
  166. #define MODE_PAGE_CACHING_LEN 0x14
  167. #define MODE_PAGE_CONTROL_LEN 0x0C
  168. #define MODE_PAGE_POW_CND_LEN 0x28
  169. #define MODE_PAGE_INF_EXC_LEN 0x0C
  170. #define MODE_PAGE_ALL_LEN 0x54
  171. #define MODE_SENSE6_MPH_SIZE 4
  172. #define MODE_SENSE6_ALLOC_LEN_OFFSET 4
  173. #define MODE_SENSE_PAGE_CONTROL_OFFSET 2
  174. #define MODE_SENSE_PAGE_CONTROL_MASK 0xC0
  175. #define MODE_SENSE_PAGE_CODE_OFFSET 2
  176. #define MODE_SENSE_PAGE_CODE_MASK 0x3F
  177. #define MODE_SENSE_LLBAA_OFFSET 1
  178. #define MODE_SENSE_LLBAA_MASK 0x10
  179. #define MODE_SENSE_LLBAA_SHIFT 4
  180. #define MODE_SENSE_DBD_OFFSET 1
  181. #define MODE_SENSE_DBD_MASK 8
  182. #define MODE_SENSE_DBD_SHIFT 3
  183. #define MODE_SENSE10_MPH_SIZE 8
  184. #define MODE_SENSE10_ALLOC_LEN_OFFSET 7
  185. #define MODE_SELECT_CDB_PAGE_FORMAT_OFFSET 1
  186. #define MODE_SELECT_CDB_SAVE_PAGES_OFFSET 1
  187. #define MODE_SELECT_6_CDB_PARAM_LIST_LENGTH_OFFSET 4
  188. #define MODE_SELECT_10_CDB_PARAM_LIST_LENGTH_OFFSET 7
  189. #define MODE_SELECT_CDB_PAGE_FORMAT_MASK 0x10
  190. #define MODE_SELECT_CDB_SAVE_PAGES_MASK 0x1
  191. #define MODE_SELECT_6_BD_OFFSET 3
  192. #define MODE_SELECT_10_BD_OFFSET 6
  193. #define MODE_SELECT_10_LLBAA_OFFSET 4
  194. #define MODE_SELECT_10_LLBAA_MASK 1
  195. #define MODE_SELECT_6_MPH_SIZE 4
  196. #define MODE_SELECT_10_MPH_SIZE 8
  197. #define CACHING_MODE_PAGE_WCE_MASK 0x04
  198. #define MODE_SENSE_BLK_DESC_ENABLED 0
  199. #define MODE_SENSE_BLK_DESC_COUNT 1
  200. #define MODE_SELECT_PAGE_CODE_MASK 0x3F
  201. #define SHORT_DESC_BLOCK 8
  202. #define LONG_DESC_BLOCK 16
  203. #define MODE_PAGE_POW_CND_LEN_FIELD 0x26
  204. #define MODE_PAGE_INF_EXC_LEN_FIELD 0x0A
  205. #define MODE_PAGE_CACHING_LEN_FIELD 0x12
  206. #define MODE_PAGE_CONTROL_LEN_FIELD 0x0A
  207. #define MODE_SENSE_PC_CURRENT_VALUES 0
  208. /* Log Sense defines */
  209. #define LOG_PAGE_SUPPORTED_LOG_PAGES_PAGE 0x00
  210. #define LOG_PAGE_SUPPORTED_LOG_PAGES_LENGTH 0x07
  211. #define LOG_PAGE_INFORMATIONAL_EXCEPTIONS_PAGE 0x2F
  212. #define LOG_PAGE_TEMPERATURE_PAGE 0x0D
  213. #define LOG_SENSE_CDB_SP_OFFSET 1
  214. #define LOG_SENSE_CDB_SP_NOT_ENABLED 0
  215. #define LOG_SENSE_CDB_PC_OFFSET 2
  216. #define LOG_SENSE_CDB_PC_MASK 0xC0
  217. #define LOG_SENSE_CDB_PC_SHIFT 6
  218. #define LOG_SENSE_CDB_PC_CUMULATIVE_VALUES 1
  219. #define LOG_SENSE_CDB_PAGE_CODE_MASK 0x3F
  220. #define LOG_SENSE_CDB_ALLOC_LENGTH_OFFSET 7
  221. #define REMAINING_INFO_EXCP_PAGE_LENGTH 0x8
  222. #define LOG_INFO_EXCP_PAGE_LENGTH 0xC
  223. #define REMAINING_TEMP_PAGE_LENGTH 0xC
  224. #define LOG_TEMP_PAGE_LENGTH 0x10
  225. #define LOG_TEMP_UNKNOWN 0xFF
  226. #define SUPPORTED_LOG_PAGES_PAGE_LENGTH 0x3
  227. /* Read Capacity defines */
  228. #define READ_CAP_10_RESP_SIZE 8
  229. #define READ_CAP_16_RESP_SIZE 32
  230. /* NVMe Namespace and Command Defines */
  231. #define NVME_GET_SMART_LOG_PAGE 0x02
  232. #define NVME_GET_FEAT_TEMP_THRESH 0x04
  233. #define BYTES_TO_DWORDS 4
  234. #define NVME_MAX_FIRMWARE_SLOT 7
  235. /* Report LUNs defines */
  236. #define REPORT_LUNS_FIRST_LUN_OFFSET 8
  237. /* SCSI ADDITIONAL SENSE Codes */
  238. #define SCSI_ASC_NO_SENSE 0x00
  239. #define SCSI_ASC_PERIPHERAL_DEV_WRITE_FAULT 0x03
  240. #define SCSI_ASC_LUN_NOT_READY 0x04
  241. #define SCSI_ASC_WARNING 0x0B
  242. #define SCSI_ASC_LOG_BLOCK_GUARD_CHECK_FAILED 0x10
  243. #define SCSI_ASC_LOG_BLOCK_APPTAG_CHECK_FAILED 0x10
  244. #define SCSI_ASC_LOG_BLOCK_REFTAG_CHECK_FAILED 0x10
  245. #define SCSI_ASC_UNRECOVERED_READ_ERROR 0x11
  246. #define SCSI_ASC_MISCOMPARE_DURING_VERIFY 0x1D
  247. #define SCSI_ASC_ACCESS_DENIED_INVALID_LUN_ID 0x20
  248. #define SCSI_ASC_ILLEGAL_COMMAND 0x20
  249. #define SCSI_ASC_ILLEGAL_BLOCK 0x21
  250. #define SCSI_ASC_INVALID_CDB 0x24
  251. #define SCSI_ASC_INVALID_LUN 0x25
  252. #define SCSI_ASC_INVALID_PARAMETER 0x26
  253. #define SCSI_ASC_FORMAT_COMMAND_FAILED 0x31
  254. #define SCSI_ASC_INTERNAL_TARGET_FAILURE 0x44
  255. /* SCSI ADDITIONAL SENSE Code Qualifiers */
  256. #define SCSI_ASCQ_CAUSE_NOT_REPORTABLE 0x00
  257. #define SCSI_ASCQ_FORMAT_COMMAND_FAILED 0x01
  258. #define SCSI_ASCQ_LOG_BLOCK_GUARD_CHECK_FAILED 0x01
  259. #define SCSI_ASCQ_LOG_BLOCK_APPTAG_CHECK_FAILED 0x02
  260. #define SCSI_ASCQ_LOG_BLOCK_REFTAG_CHECK_FAILED 0x03
  261. #define SCSI_ASCQ_FORMAT_IN_PROGRESS 0x04
  262. #define SCSI_ASCQ_POWER_LOSS_EXPECTED 0x08
  263. #define SCSI_ASCQ_INVALID_LUN_ID 0x09
  264. /**
  265. * DEVICE_SPECIFIC_PARAMETER in mode parameter header (see sbc2r16) to
  266. * enable DPOFUA support type 0x10 value.
  267. */
  268. #define DEVICE_SPECIFIC_PARAMETER 0
  269. #define VPD_ID_DESCRIPTOR_LENGTH sizeof(VPD_IDENTIFICATION_DESCRIPTOR)
  270. /* MACROs to extract information from CDBs */
  271. #define GET_OPCODE(cdb) cdb[0]
  272. #define GET_U8_FROM_CDB(cdb, index) (cdb[index] << 0)
  273. #define GET_U16_FROM_CDB(cdb, index) ((cdb[index] << 8) | (cdb[index + 1] << 0))
  274. #define GET_U24_FROM_CDB(cdb, index) ((cdb[index] << 16) | \
  275. (cdb[index + 1] << 8) | \
  276. (cdb[index + 2] << 0))
  277. #define GET_U32_FROM_CDB(cdb, index) ((cdb[index] << 24) | \
  278. (cdb[index + 1] << 16) | \
  279. (cdb[index + 2] << 8) | \
  280. (cdb[index + 3] << 0))
  281. #define GET_U64_FROM_CDB(cdb, index) ((((u64)cdb[index]) << 56) | \
  282. (((u64)cdb[index + 1]) << 48) | \
  283. (((u64)cdb[index + 2]) << 40) | \
  284. (((u64)cdb[index + 3]) << 32) | \
  285. (((u64)cdb[index + 4]) << 24) | \
  286. (((u64)cdb[index + 5]) << 16) | \
  287. (((u64)cdb[index + 6]) << 8) | \
  288. (((u64)cdb[index + 7]) << 0))
  289. /* Inquiry Helper Macros */
  290. #define GET_INQ_EVPD_BIT(cdb) \
  291. ((GET_U8_FROM_CDB(cdb, INQUIRY_EVPD_BYTE_OFFSET) & \
  292. INQUIRY_EVPD_BIT_MASK) ? 1 : 0)
  293. #define GET_INQ_PAGE_CODE(cdb) \
  294. (GET_U8_FROM_CDB(cdb, INQUIRY_PAGE_CODE_BYTE_OFFSET))
  295. #define GET_INQ_ALLOC_LENGTH(cdb) \
  296. (GET_U16_FROM_CDB(cdb, INQUIRY_CDB_ALLOCATION_LENGTH_OFFSET))
  297. /* Report LUNs Helper Macros */
  298. #define GET_REPORT_LUNS_ALLOC_LENGTH(cdb) \
  299. (GET_U32_FROM_CDB(cdb, REPORT_LUNS_CDB_ALLOC_LENGTH_OFFSET))
  300. /* Read Capacity Helper Macros */
  301. #define GET_READ_CAP_16_ALLOC_LENGTH(cdb) \
  302. (GET_U32_FROM_CDB(cdb, READ_CAP_16_CDB_ALLOC_LENGTH_OFFSET))
  303. #define IS_READ_CAP_16(cdb) \
  304. ((cdb[0] == SERVICE_ACTION_IN && cdb[1] == SAI_READ_CAPACITY_16) ? 1 : 0)
  305. /* Request Sense Helper Macros */
  306. #define GET_REQUEST_SENSE_ALLOC_LENGTH(cdb) \
  307. (GET_U8_FROM_CDB(cdb, REQUEST_SENSE_CDB_ALLOC_LENGTH_OFFSET))
  308. /* Mode Sense Helper Macros */
  309. #define GET_MODE_SENSE_DBD(cdb) \
  310. ((GET_U8_FROM_CDB(cdb, MODE_SENSE_DBD_OFFSET) & MODE_SENSE_DBD_MASK) >> \
  311. MODE_SENSE_DBD_SHIFT)
  312. #define GET_MODE_SENSE_LLBAA(cdb) \
  313. ((GET_U8_FROM_CDB(cdb, MODE_SENSE_LLBAA_OFFSET) & \
  314. MODE_SENSE_LLBAA_MASK) >> MODE_SENSE_LLBAA_SHIFT)
  315. #define GET_MODE_SENSE_MPH_SIZE(cdb10) \
  316. (cdb10 ? MODE_SENSE10_MPH_SIZE : MODE_SENSE6_MPH_SIZE)
  317. /* Struct to gather data that needs to be extracted from a SCSI CDB.
  318. Not conforming to any particular CDB variant, but compatible with all. */
  319. struct nvme_trans_io_cdb {
  320. u8 fua;
  321. u8 prot_info;
  322. u64 lba;
  323. u32 xfer_len;
  324. };
  325. /* Internal Helper Functions */
  326. /* Copy data to userspace memory */
  327. static int nvme_trans_copy_to_user(struct sg_io_hdr *hdr, void *from,
  328. unsigned long n)
  329. {
  330. int res = SNTI_TRANSLATION_SUCCESS;
  331. unsigned long not_copied;
  332. int i;
  333. void *index = from;
  334. size_t remaining = n;
  335. size_t xfer_len;
  336. if (hdr->iovec_count > 0) {
  337. struct sg_iovec sgl;
  338. for (i = 0; i < hdr->iovec_count; i++) {
  339. not_copied = copy_from_user(&sgl, hdr->dxferp +
  340. i * sizeof(struct sg_iovec),
  341. sizeof(struct sg_iovec));
  342. if (not_copied)
  343. return -EFAULT;
  344. xfer_len = min(remaining, sgl.iov_len);
  345. not_copied = copy_to_user(sgl.iov_base, index,
  346. xfer_len);
  347. if (not_copied) {
  348. res = -EFAULT;
  349. break;
  350. }
  351. index += xfer_len;
  352. remaining -= xfer_len;
  353. if (remaining == 0)
  354. break;
  355. }
  356. return res;
  357. }
  358. not_copied = copy_to_user(hdr->dxferp, from, n);
  359. if (not_copied)
  360. res = -EFAULT;
  361. return res;
  362. }
  363. /* Copy data from userspace memory */
  364. static int nvme_trans_copy_from_user(struct sg_io_hdr *hdr, void *to,
  365. unsigned long n)
  366. {
  367. int res = SNTI_TRANSLATION_SUCCESS;
  368. unsigned long not_copied;
  369. int i;
  370. void *index = to;
  371. size_t remaining = n;
  372. size_t xfer_len;
  373. if (hdr->iovec_count > 0) {
  374. struct sg_iovec sgl;
  375. for (i = 0; i < hdr->iovec_count; i++) {
  376. not_copied = copy_from_user(&sgl, hdr->dxferp +
  377. i * sizeof(struct sg_iovec),
  378. sizeof(struct sg_iovec));
  379. if (not_copied)
  380. return -EFAULT;
  381. xfer_len = min(remaining, sgl.iov_len);
  382. not_copied = copy_from_user(index, sgl.iov_base,
  383. xfer_len);
  384. if (not_copied) {
  385. res = -EFAULT;
  386. break;
  387. }
  388. index += xfer_len;
  389. remaining -= xfer_len;
  390. if (remaining == 0)
  391. break;
  392. }
  393. return res;
  394. }
  395. not_copied = copy_from_user(to, hdr->dxferp, n);
  396. if (not_copied)
  397. res = -EFAULT;
  398. return res;
  399. }
  400. /* Status/Sense Buffer Writeback */
  401. static int nvme_trans_completion(struct sg_io_hdr *hdr, u8 status, u8 sense_key,
  402. u8 asc, u8 ascq)
  403. {
  404. int res = SNTI_TRANSLATION_SUCCESS;
  405. u8 xfer_len;
  406. u8 resp[DESC_FMT_SENSE_DATA_SIZE];
  407. if (scsi_status_is_good(status)) {
  408. hdr->status = SAM_STAT_GOOD;
  409. hdr->masked_status = GOOD;
  410. hdr->host_status = DID_OK;
  411. hdr->driver_status = DRIVER_OK;
  412. hdr->sb_len_wr = 0;
  413. } else {
  414. hdr->status = status;
  415. hdr->masked_status = status >> 1;
  416. hdr->host_status = DID_OK;
  417. hdr->driver_status = DRIVER_OK;
  418. memset(resp, 0, DESC_FMT_SENSE_DATA_SIZE);
  419. resp[0] = DESC_FORMAT_SENSE_DATA;
  420. resp[1] = sense_key;
  421. resp[2] = asc;
  422. resp[3] = ascq;
  423. xfer_len = min_t(u8, hdr->mx_sb_len, DESC_FMT_SENSE_DATA_SIZE);
  424. hdr->sb_len_wr = xfer_len;
  425. if (copy_to_user(hdr->sbp, resp, xfer_len) > 0)
  426. res = -EFAULT;
  427. }
  428. return res;
  429. }
  430. static int nvme_trans_status_code(struct sg_io_hdr *hdr, int nvme_sc)
  431. {
  432. u8 status, sense_key, asc, ascq;
  433. int res = SNTI_TRANSLATION_SUCCESS;
  434. /* For non-nvme (Linux) errors, simply return the error code */
  435. if (nvme_sc < 0)
  436. return nvme_sc;
  437. /* Mask DNR, More, and reserved fields */
  438. nvme_sc &= 0x7FF;
  439. switch (nvme_sc) {
  440. /* Generic Command Status */
  441. case NVME_SC_SUCCESS:
  442. status = SAM_STAT_GOOD;
  443. sense_key = NO_SENSE;
  444. asc = SCSI_ASC_NO_SENSE;
  445. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  446. break;
  447. case NVME_SC_INVALID_OPCODE:
  448. status = SAM_STAT_CHECK_CONDITION;
  449. sense_key = ILLEGAL_REQUEST;
  450. asc = SCSI_ASC_ILLEGAL_COMMAND;
  451. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  452. break;
  453. case NVME_SC_INVALID_FIELD:
  454. status = SAM_STAT_CHECK_CONDITION;
  455. sense_key = ILLEGAL_REQUEST;
  456. asc = SCSI_ASC_INVALID_CDB;
  457. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  458. break;
  459. case NVME_SC_DATA_XFER_ERROR:
  460. status = SAM_STAT_CHECK_CONDITION;
  461. sense_key = MEDIUM_ERROR;
  462. asc = SCSI_ASC_NO_SENSE;
  463. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  464. break;
  465. case NVME_SC_POWER_LOSS:
  466. status = SAM_STAT_TASK_ABORTED;
  467. sense_key = ABORTED_COMMAND;
  468. asc = SCSI_ASC_WARNING;
  469. ascq = SCSI_ASCQ_POWER_LOSS_EXPECTED;
  470. break;
  471. case NVME_SC_INTERNAL:
  472. status = SAM_STAT_CHECK_CONDITION;
  473. sense_key = HARDWARE_ERROR;
  474. asc = SCSI_ASC_INTERNAL_TARGET_FAILURE;
  475. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  476. break;
  477. case NVME_SC_ABORT_REQ:
  478. status = SAM_STAT_TASK_ABORTED;
  479. sense_key = ABORTED_COMMAND;
  480. asc = SCSI_ASC_NO_SENSE;
  481. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  482. break;
  483. case NVME_SC_ABORT_QUEUE:
  484. status = SAM_STAT_TASK_ABORTED;
  485. sense_key = ABORTED_COMMAND;
  486. asc = SCSI_ASC_NO_SENSE;
  487. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  488. break;
  489. case NVME_SC_FUSED_FAIL:
  490. status = SAM_STAT_TASK_ABORTED;
  491. sense_key = ABORTED_COMMAND;
  492. asc = SCSI_ASC_NO_SENSE;
  493. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  494. break;
  495. case NVME_SC_FUSED_MISSING:
  496. status = SAM_STAT_TASK_ABORTED;
  497. sense_key = ABORTED_COMMAND;
  498. asc = SCSI_ASC_NO_SENSE;
  499. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  500. break;
  501. case NVME_SC_INVALID_NS:
  502. status = SAM_STAT_CHECK_CONDITION;
  503. sense_key = ILLEGAL_REQUEST;
  504. asc = SCSI_ASC_ACCESS_DENIED_INVALID_LUN_ID;
  505. ascq = SCSI_ASCQ_INVALID_LUN_ID;
  506. break;
  507. case NVME_SC_LBA_RANGE:
  508. status = SAM_STAT_CHECK_CONDITION;
  509. sense_key = ILLEGAL_REQUEST;
  510. asc = SCSI_ASC_ILLEGAL_BLOCK;
  511. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  512. break;
  513. case NVME_SC_CAP_EXCEEDED:
  514. status = SAM_STAT_CHECK_CONDITION;
  515. sense_key = MEDIUM_ERROR;
  516. asc = SCSI_ASC_NO_SENSE;
  517. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  518. break;
  519. case NVME_SC_NS_NOT_READY:
  520. status = SAM_STAT_CHECK_CONDITION;
  521. sense_key = NOT_READY;
  522. asc = SCSI_ASC_LUN_NOT_READY;
  523. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  524. break;
  525. /* Command Specific Status */
  526. case NVME_SC_INVALID_FORMAT:
  527. status = SAM_STAT_CHECK_CONDITION;
  528. sense_key = ILLEGAL_REQUEST;
  529. asc = SCSI_ASC_FORMAT_COMMAND_FAILED;
  530. ascq = SCSI_ASCQ_FORMAT_COMMAND_FAILED;
  531. break;
  532. case NVME_SC_BAD_ATTRIBUTES:
  533. status = SAM_STAT_CHECK_CONDITION;
  534. sense_key = ILLEGAL_REQUEST;
  535. asc = SCSI_ASC_INVALID_CDB;
  536. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  537. break;
  538. /* Media Errors */
  539. case NVME_SC_WRITE_FAULT:
  540. status = SAM_STAT_CHECK_CONDITION;
  541. sense_key = MEDIUM_ERROR;
  542. asc = SCSI_ASC_PERIPHERAL_DEV_WRITE_FAULT;
  543. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  544. break;
  545. case NVME_SC_READ_ERROR:
  546. status = SAM_STAT_CHECK_CONDITION;
  547. sense_key = MEDIUM_ERROR;
  548. asc = SCSI_ASC_UNRECOVERED_READ_ERROR;
  549. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  550. break;
  551. case NVME_SC_GUARD_CHECK:
  552. status = SAM_STAT_CHECK_CONDITION;
  553. sense_key = MEDIUM_ERROR;
  554. asc = SCSI_ASC_LOG_BLOCK_GUARD_CHECK_FAILED;
  555. ascq = SCSI_ASCQ_LOG_BLOCK_GUARD_CHECK_FAILED;
  556. break;
  557. case NVME_SC_APPTAG_CHECK:
  558. status = SAM_STAT_CHECK_CONDITION;
  559. sense_key = MEDIUM_ERROR;
  560. asc = SCSI_ASC_LOG_BLOCK_APPTAG_CHECK_FAILED;
  561. ascq = SCSI_ASCQ_LOG_BLOCK_APPTAG_CHECK_FAILED;
  562. break;
  563. case NVME_SC_REFTAG_CHECK:
  564. status = SAM_STAT_CHECK_CONDITION;
  565. sense_key = MEDIUM_ERROR;
  566. asc = SCSI_ASC_LOG_BLOCK_REFTAG_CHECK_FAILED;
  567. ascq = SCSI_ASCQ_LOG_BLOCK_REFTAG_CHECK_FAILED;
  568. break;
  569. case NVME_SC_COMPARE_FAILED:
  570. status = SAM_STAT_CHECK_CONDITION;
  571. sense_key = MISCOMPARE;
  572. asc = SCSI_ASC_MISCOMPARE_DURING_VERIFY;
  573. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  574. break;
  575. case NVME_SC_ACCESS_DENIED:
  576. status = SAM_STAT_CHECK_CONDITION;
  577. sense_key = ILLEGAL_REQUEST;
  578. asc = SCSI_ASC_ACCESS_DENIED_INVALID_LUN_ID;
  579. ascq = SCSI_ASCQ_INVALID_LUN_ID;
  580. break;
  581. /* Unspecified/Default */
  582. case NVME_SC_CMDID_CONFLICT:
  583. case NVME_SC_CMD_SEQ_ERROR:
  584. case NVME_SC_CQ_INVALID:
  585. case NVME_SC_QID_INVALID:
  586. case NVME_SC_QUEUE_SIZE:
  587. case NVME_SC_ABORT_LIMIT:
  588. case NVME_SC_ABORT_MISSING:
  589. case NVME_SC_ASYNC_LIMIT:
  590. case NVME_SC_FIRMWARE_SLOT:
  591. case NVME_SC_FIRMWARE_IMAGE:
  592. case NVME_SC_INVALID_VECTOR:
  593. case NVME_SC_INVALID_LOG_PAGE:
  594. default:
  595. status = SAM_STAT_CHECK_CONDITION;
  596. sense_key = ILLEGAL_REQUEST;
  597. asc = SCSI_ASC_NO_SENSE;
  598. ascq = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  599. break;
  600. }
  601. res = nvme_trans_completion(hdr, status, sense_key, asc, ascq);
  602. return res;
  603. }
  604. /* INQUIRY Helper Functions */
  605. static int nvme_trans_standard_inquiry_page(struct nvme_ns *ns,
  606. struct sg_io_hdr *hdr, u8 *inq_response,
  607. int alloc_len)
  608. {
  609. struct nvme_dev *dev = ns->dev;
  610. dma_addr_t dma_addr;
  611. void *mem;
  612. struct nvme_id_ns *id_ns;
  613. int res = SNTI_TRANSLATION_SUCCESS;
  614. int nvme_sc;
  615. int xfer_len;
  616. u8 resp_data_format = 0x02;
  617. u8 protect;
  618. u8 cmdque = 0x01 << 1;
  619. mem = dma_alloc_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ns),
  620. &dma_addr, GFP_KERNEL);
  621. if (mem == NULL) {
  622. res = -ENOMEM;
  623. goto out_dma;
  624. }
  625. /* nvme ns identify - use DPS value for PROTECT field */
  626. nvme_sc = nvme_identify(dev, ns->ns_id, 0, dma_addr);
  627. res = nvme_trans_status_code(hdr, nvme_sc);
  628. /*
  629. * If nvme_sc was -ve, res will be -ve here.
  630. * If nvme_sc was +ve, the status would bace been translated, and res
  631. * can only be 0 or -ve.
  632. * - If 0 && nvme_sc > 0, then go into next if where res gets nvme_sc
  633. * - If -ve, return because its a Linux error.
  634. */
  635. if (res)
  636. goto out_free;
  637. if (nvme_sc) {
  638. res = nvme_sc;
  639. goto out_free;
  640. }
  641. id_ns = mem;
  642. (id_ns->dps) ? (protect = 0x01) : (protect = 0);
  643. memset(inq_response, 0, STANDARD_INQUIRY_LENGTH);
  644. inq_response[2] = VERSION_SPC_4;
  645. inq_response[3] = resp_data_format; /*normaca=0 | hisup=0 */
  646. inq_response[4] = ADDITIONAL_STD_INQ_LENGTH;
  647. inq_response[5] = protect; /* sccs=0 | acc=0 | tpgs=0 | pc3=0 */
  648. inq_response[7] = cmdque; /* wbus16=0 | sync=0 | vs=0 */
  649. strncpy(&inq_response[8], "NVMe ", 8);
  650. strncpy(&inq_response[16], dev->model, 16);
  651. strncpy(&inq_response[32], dev->firmware_rev, 4);
  652. xfer_len = min(alloc_len, STANDARD_INQUIRY_LENGTH);
  653. res = nvme_trans_copy_to_user(hdr, inq_response, xfer_len);
  654. out_free:
  655. dma_free_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ns), mem,
  656. dma_addr);
  657. out_dma:
  658. return res;
  659. }
  660. static int nvme_trans_supported_vpd_pages(struct nvme_ns *ns,
  661. struct sg_io_hdr *hdr, u8 *inq_response,
  662. int alloc_len)
  663. {
  664. int res = SNTI_TRANSLATION_SUCCESS;
  665. int xfer_len;
  666. memset(inq_response, 0, STANDARD_INQUIRY_LENGTH);
  667. inq_response[1] = INQ_SUPPORTED_VPD_PAGES_PAGE; /* Page Code */
  668. inq_response[3] = INQ_NUM_SUPPORTED_VPD_PAGES; /* Page Length */
  669. inq_response[4] = INQ_SUPPORTED_VPD_PAGES_PAGE;
  670. inq_response[5] = INQ_UNIT_SERIAL_NUMBER_PAGE;
  671. inq_response[6] = INQ_DEVICE_IDENTIFICATION_PAGE;
  672. inq_response[7] = INQ_EXTENDED_INQUIRY_DATA_PAGE;
  673. inq_response[8] = INQ_BDEV_CHARACTERISTICS_PAGE;
  674. xfer_len = min(alloc_len, STANDARD_INQUIRY_LENGTH);
  675. res = nvme_trans_copy_to_user(hdr, inq_response, xfer_len);
  676. return res;
  677. }
  678. static int nvme_trans_unit_serial_page(struct nvme_ns *ns,
  679. struct sg_io_hdr *hdr, u8 *inq_response,
  680. int alloc_len)
  681. {
  682. struct nvme_dev *dev = ns->dev;
  683. int res = SNTI_TRANSLATION_SUCCESS;
  684. int xfer_len;
  685. memset(inq_response, 0, STANDARD_INQUIRY_LENGTH);
  686. inq_response[1] = INQ_UNIT_SERIAL_NUMBER_PAGE; /* Page Code */
  687. inq_response[3] = INQ_SERIAL_NUMBER_LENGTH; /* Page Length */
  688. strncpy(&inq_response[4], dev->serial, INQ_SERIAL_NUMBER_LENGTH);
  689. xfer_len = min(alloc_len, STANDARD_INQUIRY_LENGTH);
  690. res = nvme_trans_copy_to_user(hdr, inq_response, xfer_len);
  691. return res;
  692. }
  693. static int nvme_trans_device_id_page(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  694. u8 *inq_response, int alloc_len)
  695. {
  696. struct nvme_dev *dev = ns->dev;
  697. dma_addr_t dma_addr;
  698. void *mem;
  699. struct nvme_id_ctrl *id_ctrl;
  700. int res = SNTI_TRANSLATION_SUCCESS;
  701. int nvme_sc;
  702. u8 ieee[4];
  703. int xfer_len;
  704. __be32 tmp_id = cpu_to_be32(ns->ns_id);
  705. mem = dma_alloc_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ns),
  706. &dma_addr, GFP_KERNEL);
  707. if (mem == NULL) {
  708. res = -ENOMEM;
  709. goto out_dma;
  710. }
  711. /* nvme controller identify */
  712. nvme_sc = nvme_identify(dev, 0, 1, dma_addr);
  713. res = nvme_trans_status_code(hdr, nvme_sc);
  714. if (res)
  715. goto out_free;
  716. if (nvme_sc) {
  717. res = nvme_sc;
  718. goto out_free;
  719. }
  720. id_ctrl = mem;
  721. /* Since SCSI tried to save 4 bits... [SPC-4(r34) Table 591] */
  722. ieee[0] = id_ctrl->ieee[0] << 4;
  723. ieee[1] = id_ctrl->ieee[0] >> 4 | id_ctrl->ieee[1] << 4;
  724. ieee[2] = id_ctrl->ieee[1] >> 4 | id_ctrl->ieee[2] << 4;
  725. ieee[3] = id_ctrl->ieee[2] >> 4;
  726. memset(inq_response, 0, STANDARD_INQUIRY_LENGTH);
  727. inq_response[1] = INQ_DEVICE_IDENTIFICATION_PAGE; /* Page Code */
  728. inq_response[3] = 20; /* Page Length */
  729. /* Designation Descriptor start */
  730. inq_response[4] = 0x01; /* Proto ID=0h | Code set=1h */
  731. inq_response[5] = 0x03; /* PIV=0b | Asso=00b | Designator Type=3h */
  732. inq_response[6] = 0x00; /* Rsvd */
  733. inq_response[7] = 16; /* Designator Length */
  734. /* Designator start */
  735. inq_response[8] = 0x60 | ieee[3]; /* NAA=6h | IEEE ID MSB, High nibble*/
  736. inq_response[9] = ieee[2]; /* IEEE ID */
  737. inq_response[10] = ieee[1]; /* IEEE ID */
  738. inq_response[11] = ieee[0]; /* IEEE ID| Vendor Specific ID... */
  739. inq_response[12] = (dev->pci_dev->vendor & 0xFF00) >> 8;
  740. inq_response[13] = (dev->pci_dev->vendor & 0x00FF);
  741. inq_response[14] = dev->serial[0];
  742. inq_response[15] = dev->serial[1];
  743. inq_response[16] = dev->model[0];
  744. inq_response[17] = dev->model[1];
  745. memcpy(&inq_response[18], &tmp_id, sizeof(u32));
  746. /* Last 2 bytes are zero */
  747. xfer_len = min(alloc_len, STANDARD_INQUIRY_LENGTH);
  748. res = nvme_trans_copy_to_user(hdr, inq_response, xfer_len);
  749. out_free:
  750. dma_free_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ns), mem,
  751. dma_addr);
  752. out_dma:
  753. return res;
  754. }
  755. static int nvme_trans_ext_inq_page(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  756. int alloc_len)
  757. {
  758. u8 *inq_response;
  759. int res = SNTI_TRANSLATION_SUCCESS;
  760. int nvme_sc;
  761. struct nvme_dev *dev = ns->dev;
  762. dma_addr_t dma_addr;
  763. void *mem;
  764. struct nvme_id_ctrl *id_ctrl;
  765. struct nvme_id_ns *id_ns;
  766. int xfer_len;
  767. u8 microcode = 0x80;
  768. u8 spt;
  769. u8 spt_lut[8] = {0, 0, 2, 1, 4, 6, 5, 7};
  770. u8 grd_chk, app_chk, ref_chk, protect;
  771. u8 uask_sup = 0x20;
  772. u8 v_sup;
  773. u8 luiclr = 0x01;
  774. inq_response = kmalloc(EXTENDED_INQUIRY_DATA_PAGE_LENGTH, GFP_KERNEL);
  775. if (inq_response == NULL) {
  776. res = -ENOMEM;
  777. goto out_mem;
  778. }
  779. mem = dma_alloc_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ns),
  780. &dma_addr, GFP_KERNEL);
  781. if (mem == NULL) {
  782. res = -ENOMEM;
  783. goto out_dma;
  784. }
  785. /* nvme ns identify */
  786. nvme_sc = nvme_identify(dev, ns->ns_id, 0, dma_addr);
  787. res = nvme_trans_status_code(hdr, nvme_sc);
  788. if (res)
  789. goto out_free;
  790. if (nvme_sc) {
  791. res = nvme_sc;
  792. goto out_free;
  793. }
  794. id_ns = mem;
  795. spt = spt_lut[(id_ns->dpc) & 0x07] << 3;
  796. (id_ns->dps) ? (protect = 0x01) : (protect = 0);
  797. grd_chk = protect << 2;
  798. app_chk = protect << 1;
  799. ref_chk = protect;
  800. /* nvme controller identify */
  801. nvme_sc = nvme_identify(dev, 0, 1, dma_addr);
  802. res = nvme_trans_status_code(hdr, nvme_sc);
  803. if (res)
  804. goto out_free;
  805. if (nvme_sc) {
  806. res = nvme_sc;
  807. goto out_free;
  808. }
  809. id_ctrl = mem;
  810. v_sup = id_ctrl->vwc;
  811. memset(inq_response, 0, EXTENDED_INQUIRY_DATA_PAGE_LENGTH);
  812. inq_response[1] = INQ_EXTENDED_INQUIRY_DATA_PAGE; /* Page Code */
  813. inq_response[2] = 0x00; /* Page Length MSB */
  814. inq_response[3] = 0x3C; /* Page Length LSB */
  815. inq_response[4] = microcode | spt | grd_chk | app_chk | ref_chk;
  816. inq_response[5] = uask_sup;
  817. inq_response[6] = v_sup;
  818. inq_response[7] = luiclr;
  819. inq_response[8] = 0;
  820. inq_response[9] = 0;
  821. xfer_len = min(alloc_len, EXTENDED_INQUIRY_DATA_PAGE_LENGTH);
  822. res = nvme_trans_copy_to_user(hdr, inq_response, xfer_len);
  823. out_free:
  824. dma_free_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ns), mem,
  825. dma_addr);
  826. out_dma:
  827. kfree(inq_response);
  828. out_mem:
  829. return res;
  830. }
  831. static int nvme_trans_bdev_char_page(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  832. int alloc_len)
  833. {
  834. u8 *inq_response;
  835. int res = SNTI_TRANSLATION_SUCCESS;
  836. int xfer_len;
  837. inq_response = kzalloc(EXTENDED_INQUIRY_DATA_PAGE_LENGTH, GFP_KERNEL);
  838. if (inq_response == NULL) {
  839. res = -ENOMEM;
  840. goto out_mem;
  841. }
  842. inq_response[1] = INQ_BDEV_CHARACTERISTICS_PAGE; /* Page Code */
  843. inq_response[2] = 0x00; /* Page Length MSB */
  844. inq_response[3] = 0x3C; /* Page Length LSB */
  845. inq_response[4] = 0x00; /* Medium Rotation Rate MSB */
  846. inq_response[5] = 0x01; /* Medium Rotation Rate LSB */
  847. inq_response[6] = 0x00; /* Form Factor */
  848. xfer_len = min(alloc_len, EXTENDED_INQUIRY_DATA_PAGE_LENGTH);
  849. res = nvme_trans_copy_to_user(hdr, inq_response, xfer_len);
  850. kfree(inq_response);
  851. out_mem:
  852. return res;
  853. }
  854. /* LOG SENSE Helper Functions */
  855. static int nvme_trans_log_supp_pages(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  856. int alloc_len)
  857. {
  858. int res = SNTI_TRANSLATION_SUCCESS;
  859. int xfer_len;
  860. u8 *log_response;
  861. log_response = kzalloc(LOG_PAGE_SUPPORTED_LOG_PAGES_LENGTH, GFP_KERNEL);
  862. if (log_response == NULL) {
  863. res = -ENOMEM;
  864. goto out_mem;
  865. }
  866. log_response[0] = LOG_PAGE_SUPPORTED_LOG_PAGES_PAGE;
  867. /* Subpage=0x00, Page Length MSB=0 */
  868. log_response[3] = SUPPORTED_LOG_PAGES_PAGE_LENGTH;
  869. log_response[4] = LOG_PAGE_SUPPORTED_LOG_PAGES_PAGE;
  870. log_response[5] = LOG_PAGE_INFORMATIONAL_EXCEPTIONS_PAGE;
  871. log_response[6] = LOG_PAGE_TEMPERATURE_PAGE;
  872. xfer_len = min(alloc_len, LOG_PAGE_SUPPORTED_LOG_PAGES_LENGTH);
  873. res = nvme_trans_copy_to_user(hdr, log_response, xfer_len);
  874. kfree(log_response);
  875. out_mem:
  876. return res;
  877. }
  878. static int nvme_trans_log_info_exceptions(struct nvme_ns *ns,
  879. struct sg_io_hdr *hdr, int alloc_len)
  880. {
  881. int res = SNTI_TRANSLATION_SUCCESS;
  882. int xfer_len;
  883. u8 *log_response;
  884. struct nvme_command c;
  885. struct nvme_dev *dev = ns->dev;
  886. struct nvme_smart_log *smart_log;
  887. dma_addr_t dma_addr;
  888. void *mem;
  889. u8 temp_c;
  890. u16 temp_k;
  891. log_response = kzalloc(LOG_INFO_EXCP_PAGE_LENGTH, GFP_KERNEL);
  892. if (log_response == NULL) {
  893. res = -ENOMEM;
  894. goto out_mem;
  895. }
  896. mem = dma_alloc_coherent(&dev->pci_dev->dev,
  897. sizeof(struct nvme_smart_log),
  898. &dma_addr, GFP_KERNEL);
  899. if (mem == NULL) {
  900. res = -ENOMEM;
  901. goto out_dma;
  902. }
  903. /* Get SMART Log Page */
  904. memset(&c, 0, sizeof(c));
  905. c.common.opcode = nvme_admin_get_log_page;
  906. c.common.nsid = cpu_to_le32(0xFFFFFFFF);
  907. c.common.prp1 = cpu_to_le64(dma_addr);
  908. c.common.cdw10[0] = cpu_to_le32(((sizeof(struct nvme_smart_log) /
  909. BYTES_TO_DWORDS) << 16) | NVME_GET_SMART_LOG_PAGE);
  910. res = nvme_submit_admin_cmd(dev, &c, NULL);
  911. if (res != NVME_SC_SUCCESS) {
  912. temp_c = LOG_TEMP_UNKNOWN;
  913. } else {
  914. smart_log = mem;
  915. temp_k = (smart_log->temperature[1] << 8) +
  916. (smart_log->temperature[0]);
  917. temp_c = temp_k - KELVIN_TEMP_FACTOR;
  918. }
  919. log_response[0] = LOG_PAGE_INFORMATIONAL_EXCEPTIONS_PAGE;
  920. /* Subpage=0x00, Page Length MSB=0 */
  921. log_response[3] = REMAINING_INFO_EXCP_PAGE_LENGTH;
  922. /* Informational Exceptions Log Parameter 1 Start */
  923. /* Parameter Code=0x0000 bytes 4,5 */
  924. log_response[6] = 0x23; /* DU=0, TSD=1, ETC=0, TMC=0, FMT_AND_LNK=11b */
  925. log_response[7] = 0x04; /* PARAMETER LENGTH */
  926. /* Add sense Code and qualifier = 0x00 each */
  927. /* Use Temperature from NVMe Get Log Page, convert to C from K */
  928. log_response[10] = temp_c;
  929. xfer_len = min(alloc_len, LOG_INFO_EXCP_PAGE_LENGTH);
  930. res = nvme_trans_copy_to_user(hdr, log_response, xfer_len);
  931. dma_free_coherent(&dev->pci_dev->dev, sizeof(struct nvme_smart_log),
  932. mem, dma_addr);
  933. out_dma:
  934. kfree(log_response);
  935. out_mem:
  936. return res;
  937. }
  938. static int nvme_trans_log_temperature(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  939. int alloc_len)
  940. {
  941. int res = SNTI_TRANSLATION_SUCCESS;
  942. int xfer_len;
  943. u8 *log_response;
  944. struct nvme_command c;
  945. struct nvme_dev *dev = ns->dev;
  946. struct nvme_smart_log *smart_log;
  947. dma_addr_t dma_addr;
  948. void *mem;
  949. u32 feature_resp;
  950. u8 temp_c_cur, temp_c_thresh;
  951. u16 temp_k;
  952. log_response = kzalloc(LOG_TEMP_PAGE_LENGTH, GFP_KERNEL);
  953. if (log_response == NULL) {
  954. res = -ENOMEM;
  955. goto out_mem;
  956. }
  957. mem = dma_alloc_coherent(&dev->pci_dev->dev,
  958. sizeof(struct nvme_smart_log),
  959. &dma_addr, GFP_KERNEL);
  960. if (mem == NULL) {
  961. res = -ENOMEM;
  962. goto out_dma;
  963. }
  964. /* Get SMART Log Page */
  965. memset(&c, 0, sizeof(c));
  966. c.common.opcode = nvme_admin_get_log_page;
  967. c.common.nsid = cpu_to_le32(0xFFFFFFFF);
  968. c.common.prp1 = cpu_to_le64(dma_addr);
  969. c.common.cdw10[0] = cpu_to_le32(((sizeof(struct nvme_smart_log) /
  970. BYTES_TO_DWORDS) << 16) | NVME_GET_SMART_LOG_PAGE);
  971. res = nvme_submit_admin_cmd(dev, &c, NULL);
  972. if (res != NVME_SC_SUCCESS) {
  973. temp_c_cur = LOG_TEMP_UNKNOWN;
  974. } else {
  975. smart_log = mem;
  976. temp_k = (smart_log->temperature[1] << 8) +
  977. (smart_log->temperature[0]);
  978. temp_c_cur = temp_k - KELVIN_TEMP_FACTOR;
  979. }
  980. /* Get Features for Temp Threshold */
  981. res = nvme_get_features(dev, NVME_FEAT_TEMP_THRESH, 0, 0,
  982. &feature_resp);
  983. if (res != NVME_SC_SUCCESS)
  984. temp_c_thresh = LOG_TEMP_UNKNOWN;
  985. else
  986. temp_c_thresh = (feature_resp & 0xFFFF) - KELVIN_TEMP_FACTOR;
  987. log_response[0] = LOG_PAGE_TEMPERATURE_PAGE;
  988. /* Subpage=0x00, Page Length MSB=0 */
  989. log_response[3] = REMAINING_TEMP_PAGE_LENGTH;
  990. /* Temperature Log Parameter 1 (Temperature) Start */
  991. /* Parameter Code = 0x0000 */
  992. log_response[6] = 0x01; /* Format and Linking = 01b */
  993. log_response[7] = 0x02; /* Parameter Length */
  994. /* Use Temperature from NVMe Get Log Page, convert to C from K */
  995. log_response[9] = temp_c_cur;
  996. /* Temperature Log Parameter 2 (Reference Temperature) Start */
  997. log_response[11] = 0x01; /* Parameter Code = 0x0001 */
  998. log_response[12] = 0x01; /* Format and Linking = 01b */
  999. log_response[13] = 0x02; /* Parameter Length */
  1000. /* Use Temperature Thresh from NVMe Get Log Page, convert to C from K */
  1001. log_response[15] = temp_c_thresh;
  1002. xfer_len = min(alloc_len, LOG_TEMP_PAGE_LENGTH);
  1003. res = nvme_trans_copy_to_user(hdr, log_response, xfer_len);
  1004. dma_free_coherent(&dev->pci_dev->dev, sizeof(struct nvme_smart_log),
  1005. mem, dma_addr);
  1006. out_dma:
  1007. kfree(log_response);
  1008. out_mem:
  1009. return res;
  1010. }
  1011. /* MODE SENSE Helper Functions */
  1012. static int nvme_trans_fill_mode_parm_hdr(u8 *resp, int len, u8 cdb10, u8 llbaa,
  1013. u16 mode_data_length, u16 blk_desc_len)
  1014. {
  1015. /* Quick check to make sure I don't stomp on my own memory... */
  1016. if ((cdb10 && len < 8) || (!cdb10 && len < 4))
  1017. return SNTI_INTERNAL_ERROR;
  1018. if (cdb10) {
  1019. resp[0] = (mode_data_length & 0xFF00) >> 8;
  1020. resp[1] = (mode_data_length & 0x00FF);
  1021. /* resp[2] and [3] are zero */
  1022. resp[4] = llbaa;
  1023. resp[5] = RESERVED_FIELD;
  1024. resp[6] = (blk_desc_len & 0xFF00) >> 8;
  1025. resp[7] = (blk_desc_len & 0x00FF);
  1026. } else {
  1027. resp[0] = (mode_data_length & 0x00FF);
  1028. /* resp[1] and [2] are zero */
  1029. resp[3] = (blk_desc_len & 0x00FF);
  1030. }
  1031. return SNTI_TRANSLATION_SUCCESS;
  1032. }
  1033. static int nvme_trans_fill_blk_desc(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  1034. u8 *resp, int len, u8 llbaa)
  1035. {
  1036. int res = SNTI_TRANSLATION_SUCCESS;
  1037. int nvme_sc;
  1038. struct nvme_dev *dev = ns->dev;
  1039. dma_addr_t dma_addr;
  1040. void *mem;
  1041. struct nvme_id_ns *id_ns;
  1042. u8 flbas;
  1043. u32 lba_length;
  1044. if (llbaa == 0 && len < MODE_PAGE_BLK_DES_LEN)
  1045. return SNTI_INTERNAL_ERROR;
  1046. else if (llbaa > 0 && len < MODE_PAGE_LLBAA_BLK_DES_LEN)
  1047. return SNTI_INTERNAL_ERROR;
  1048. mem = dma_alloc_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ns),
  1049. &dma_addr, GFP_KERNEL);
  1050. if (mem == NULL) {
  1051. res = -ENOMEM;
  1052. goto out;
  1053. }
  1054. /* nvme ns identify */
  1055. nvme_sc = nvme_identify(dev, ns->ns_id, 0, dma_addr);
  1056. res = nvme_trans_status_code(hdr, nvme_sc);
  1057. if (res)
  1058. goto out_dma;
  1059. if (nvme_sc) {
  1060. res = nvme_sc;
  1061. goto out_dma;
  1062. }
  1063. id_ns = mem;
  1064. flbas = (id_ns->flbas) & 0x0F;
  1065. lba_length = (1 << (id_ns->lbaf[flbas].ds));
  1066. if (llbaa == 0) {
  1067. __be32 tmp_cap = cpu_to_be32(le64_to_cpu(id_ns->ncap));
  1068. /* Byte 4 is reserved */
  1069. __be32 tmp_len = cpu_to_be32(lba_length & 0x00FFFFFF);
  1070. memcpy(resp, &tmp_cap, sizeof(u32));
  1071. memcpy(&resp[4], &tmp_len, sizeof(u32));
  1072. } else {
  1073. __be64 tmp_cap = cpu_to_be64(le64_to_cpu(id_ns->ncap));
  1074. __be32 tmp_len = cpu_to_be32(lba_length);
  1075. memcpy(resp, &tmp_cap, sizeof(u64));
  1076. /* Bytes 8, 9, 10, 11 are reserved */
  1077. memcpy(&resp[12], &tmp_len, sizeof(u32));
  1078. }
  1079. out_dma:
  1080. dma_free_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ns), mem,
  1081. dma_addr);
  1082. out:
  1083. return res;
  1084. }
  1085. static int nvme_trans_fill_control_page(struct nvme_ns *ns,
  1086. struct sg_io_hdr *hdr, u8 *resp,
  1087. int len)
  1088. {
  1089. if (len < MODE_PAGE_CONTROL_LEN)
  1090. return SNTI_INTERNAL_ERROR;
  1091. resp[0] = MODE_PAGE_CONTROL;
  1092. resp[1] = MODE_PAGE_CONTROL_LEN_FIELD;
  1093. resp[2] = 0x0E; /* TST=000b, TMF_ONLY=0, DPICZ=1,
  1094. * D_SENSE=1, GLTSD=1, RLEC=0 */
  1095. resp[3] = 0x12; /* Q_ALGO_MODIFIER=1h, NUAR=0, QERR=01b */
  1096. /* Byte 4: VS=0, RAC=0, UA_INT=0, SWP=0 */
  1097. resp[5] = 0x40; /* ATO=0, TAS=1, ATMPE=0, RWWP=0, AUTOLOAD=0 */
  1098. /* resp[6] and [7] are obsolete, thus zero */
  1099. resp[8] = 0xFF; /* Busy timeout period = 0xffff */
  1100. resp[9] = 0xFF;
  1101. /* Bytes 10,11: Extended selftest completion time = 0x0000 */
  1102. return SNTI_TRANSLATION_SUCCESS;
  1103. }
  1104. static int nvme_trans_fill_caching_page(struct nvme_ns *ns,
  1105. struct sg_io_hdr *hdr,
  1106. u8 *resp, int len)
  1107. {
  1108. int res = SNTI_TRANSLATION_SUCCESS;
  1109. int nvme_sc;
  1110. struct nvme_dev *dev = ns->dev;
  1111. u32 feature_resp;
  1112. u8 vwc;
  1113. if (len < MODE_PAGE_CACHING_LEN)
  1114. return SNTI_INTERNAL_ERROR;
  1115. nvme_sc = nvme_get_features(dev, NVME_FEAT_VOLATILE_WC, 0, 0,
  1116. &feature_resp);
  1117. res = nvme_trans_status_code(hdr, nvme_sc);
  1118. if (res)
  1119. goto out;
  1120. if (nvme_sc) {
  1121. res = nvme_sc;
  1122. goto out;
  1123. }
  1124. vwc = feature_resp & 0x00000001;
  1125. resp[0] = MODE_PAGE_CACHING;
  1126. resp[1] = MODE_PAGE_CACHING_LEN_FIELD;
  1127. resp[2] = vwc << 2;
  1128. out:
  1129. return res;
  1130. }
  1131. static int nvme_trans_fill_pow_cnd_page(struct nvme_ns *ns,
  1132. struct sg_io_hdr *hdr, u8 *resp,
  1133. int len)
  1134. {
  1135. int res = SNTI_TRANSLATION_SUCCESS;
  1136. if (len < MODE_PAGE_POW_CND_LEN)
  1137. return SNTI_INTERNAL_ERROR;
  1138. resp[0] = MODE_PAGE_POWER_CONDITION;
  1139. resp[1] = MODE_PAGE_POW_CND_LEN_FIELD;
  1140. /* All other bytes are zero */
  1141. return res;
  1142. }
  1143. static int nvme_trans_fill_inf_exc_page(struct nvme_ns *ns,
  1144. struct sg_io_hdr *hdr, u8 *resp,
  1145. int len)
  1146. {
  1147. int res = SNTI_TRANSLATION_SUCCESS;
  1148. if (len < MODE_PAGE_INF_EXC_LEN)
  1149. return SNTI_INTERNAL_ERROR;
  1150. resp[0] = MODE_PAGE_INFO_EXCEP;
  1151. resp[1] = MODE_PAGE_INF_EXC_LEN_FIELD;
  1152. resp[2] = 0x88;
  1153. /* All other bytes are zero */
  1154. return res;
  1155. }
  1156. static int nvme_trans_fill_all_pages(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  1157. u8 *resp, int len)
  1158. {
  1159. int res = SNTI_TRANSLATION_SUCCESS;
  1160. u16 mode_pages_offset_1 = 0;
  1161. u16 mode_pages_offset_2, mode_pages_offset_3, mode_pages_offset_4;
  1162. mode_pages_offset_2 = mode_pages_offset_1 + MODE_PAGE_CACHING_LEN;
  1163. mode_pages_offset_3 = mode_pages_offset_2 + MODE_PAGE_CONTROL_LEN;
  1164. mode_pages_offset_4 = mode_pages_offset_3 + MODE_PAGE_POW_CND_LEN;
  1165. res = nvme_trans_fill_caching_page(ns, hdr, &resp[mode_pages_offset_1],
  1166. MODE_PAGE_CACHING_LEN);
  1167. if (res != SNTI_TRANSLATION_SUCCESS)
  1168. goto out;
  1169. res = nvme_trans_fill_control_page(ns, hdr, &resp[mode_pages_offset_2],
  1170. MODE_PAGE_CONTROL_LEN);
  1171. if (res != SNTI_TRANSLATION_SUCCESS)
  1172. goto out;
  1173. res = nvme_trans_fill_pow_cnd_page(ns, hdr, &resp[mode_pages_offset_3],
  1174. MODE_PAGE_POW_CND_LEN);
  1175. if (res != SNTI_TRANSLATION_SUCCESS)
  1176. goto out;
  1177. res = nvme_trans_fill_inf_exc_page(ns, hdr, &resp[mode_pages_offset_4],
  1178. MODE_PAGE_INF_EXC_LEN);
  1179. if (res != SNTI_TRANSLATION_SUCCESS)
  1180. goto out;
  1181. out:
  1182. return res;
  1183. }
  1184. static inline int nvme_trans_get_blk_desc_len(u8 dbd, u8 llbaa)
  1185. {
  1186. if (dbd == MODE_SENSE_BLK_DESC_ENABLED) {
  1187. /* SPC-4: len = 8 x Num_of_descriptors if llbaa = 0, 16x if 1 */
  1188. return 8 * (llbaa + 1) * MODE_SENSE_BLK_DESC_COUNT;
  1189. } else {
  1190. return 0;
  1191. }
  1192. }
  1193. static int nvme_trans_mode_page_create(struct nvme_ns *ns,
  1194. struct sg_io_hdr *hdr, u8 *cmd,
  1195. u16 alloc_len, u8 cdb10,
  1196. int (*mode_page_fill_func)
  1197. (struct nvme_ns *,
  1198. struct sg_io_hdr *hdr, u8 *, int),
  1199. u16 mode_pages_tot_len)
  1200. {
  1201. int res = SNTI_TRANSLATION_SUCCESS;
  1202. int xfer_len;
  1203. u8 *response;
  1204. u8 dbd, llbaa;
  1205. u16 resp_size;
  1206. int mph_size;
  1207. u16 mode_pages_offset_1;
  1208. u16 blk_desc_len, blk_desc_offset, mode_data_length;
  1209. dbd = GET_MODE_SENSE_DBD(cmd);
  1210. llbaa = GET_MODE_SENSE_LLBAA(cmd);
  1211. mph_size = GET_MODE_SENSE_MPH_SIZE(cdb10);
  1212. blk_desc_len = nvme_trans_get_blk_desc_len(dbd, llbaa);
  1213. resp_size = mph_size + blk_desc_len + mode_pages_tot_len;
  1214. /* Refer spc4r34 Table 440 for calculation of Mode data Length field */
  1215. mode_data_length = 3 + (3 * cdb10) + blk_desc_len + mode_pages_tot_len;
  1216. blk_desc_offset = mph_size;
  1217. mode_pages_offset_1 = blk_desc_offset + blk_desc_len;
  1218. response = kzalloc(resp_size, GFP_KERNEL);
  1219. if (response == NULL) {
  1220. res = -ENOMEM;
  1221. goto out_mem;
  1222. }
  1223. res = nvme_trans_fill_mode_parm_hdr(&response[0], mph_size, cdb10,
  1224. llbaa, mode_data_length, blk_desc_len);
  1225. if (res != SNTI_TRANSLATION_SUCCESS)
  1226. goto out_free;
  1227. if (blk_desc_len > 0) {
  1228. res = nvme_trans_fill_blk_desc(ns, hdr,
  1229. &response[blk_desc_offset],
  1230. blk_desc_len, llbaa);
  1231. if (res != SNTI_TRANSLATION_SUCCESS)
  1232. goto out_free;
  1233. }
  1234. res = mode_page_fill_func(ns, hdr, &response[mode_pages_offset_1],
  1235. mode_pages_tot_len);
  1236. if (res != SNTI_TRANSLATION_SUCCESS)
  1237. goto out_free;
  1238. xfer_len = min(alloc_len, resp_size);
  1239. res = nvme_trans_copy_to_user(hdr, response, xfer_len);
  1240. out_free:
  1241. kfree(response);
  1242. out_mem:
  1243. return res;
  1244. }
  1245. /* Read Capacity Helper Functions */
  1246. static void nvme_trans_fill_read_cap(u8 *response, struct nvme_id_ns *id_ns,
  1247. u8 cdb16)
  1248. {
  1249. u8 flbas;
  1250. u32 lba_length;
  1251. u64 rlba;
  1252. u8 prot_en;
  1253. u8 p_type_lut[4] = {0, 0, 1, 2};
  1254. __be64 tmp_rlba;
  1255. __be32 tmp_rlba_32;
  1256. __be32 tmp_len;
  1257. flbas = (id_ns->flbas) & 0x0F;
  1258. lba_length = (1 << (id_ns->lbaf[flbas].ds));
  1259. rlba = le64_to_cpup(&id_ns->nsze) - 1;
  1260. (id_ns->dps) ? (prot_en = 0x01) : (prot_en = 0);
  1261. if (!cdb16) {
  1262. if (rlba > 0xFFFFFFFF)
  1263. rlba = 0xFFFFFFFF;
  1264. tmp_rlba_32 = cpu_to_be32(rlba);
  1265. tmp_len = cpu_to_be32(lba_length);
  1266. memcpy(response, &tmp_rlba_32, sizeof(u32));
  1267. memcpy(&response[4], &tmp_len, sizeof(u32));
  1268. } else {
  1269. tmp_rlba = cpu_to_be64(rlba);
  1270. tmp_len = cpu_to_be32(lba_length);
  1271. memcpy(response, &tmp_rlba, sizeof(u64));
  1272. memcpy(&response[8], &tmp_len, sizeof(u32));
  1273. response[12] = (p_type_lut[id_ns->dps & 0x3] << 1) | prot_en;
  1274. /* P_I_Exponent = 0x0 | LBPPBE = 0x0 */
  1275. /* LBPME = 0 | LBPRZ = 0 | LALBA = 0x00 */
  1276. /* Bytes 16-31 - Reserved */
  1277. }
  1278. }
  1279. /* Start Stop Unit Helper Functions */
  1280. static int nvme_trans_power_state(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  1281. u8 pc, u8 pcmod, u8 start)
  1282. {
  1283. int res = SNTI_TRANSLATION_SUCCESS;
  1284. int nvme_sc;
  1285. struct nvme_dev *dev = ns->dev;
  1286. dma_addr_t dma_addr;
  1287. void *mem;
  1288. struct nvme_id_ctrl *id_ctrl;
  1289. int lowest_pow_st; /* max npss = lowest power consumption */
  1290. unsigned ps_desired = 0;
  1291. /* NVMe Controller Identify */
  1292. mem = dma_alloc_coherent(&dev->pci_dev->dev,
  1293. sizeof(struct nvme_id_ctrl),
  1294. &dma_addr, GFP_KERNEL);
  1295. if (mem == NULL) {
  1296. res = -ENOMEM;
  1297. goto out;
  1298. }
  1299. nvme_sc = nvme_identify(dev, 0, 1, dma_addr);
  1300. res = nvme_trans_status_code(hdr, nvme_sc);
  1301. if (res)
  1302. goto out_dma;
  1303. if (nvme_sc) {
  1304. res = nvme_sc;
  1305. goto out_dma;
  1306. }
  1307. id_ctrl = mem;
  1308. lowest_pow_st = id_ctrl->npss - 1;
  1309. switch (pc) {
  1310. case NVME_POWER_STATE_START_VALID:
  1311. /* Action unspecified if POWER CONDITION MODIFIER != 0 */
  1312. if (pcmod == 0 && start == 0x1)
  1313. ps_desired = POWER_STATE_0;
  1314. if (pcmod == 0 && start == 0x0)
  1315. ps_desired = lowest_pow_st;
  1316. break;
  1317. case NVME_POWER_STATE_ACTIVE:
  1318. /* Action unspecified if POWER CONDITION MODIFIER != 0 */
  1319. if (pcmod == 0)
  1320. ps_desired = POWER_STATE_0;
  1321. break;
  1322. case NVME_POWER_STATE_IDLE:
  1323. /* Action unspecified if POWER CONDITION MODIFIER != [0,1,2] */
  1324. /* min of desired state and (lps-1) because lps is STOP */
  1325. if (pcmod == 0x0)
  1326. ps_desired = min(POWER_STATE_1, (lowest_pow_st - 1));
  1327. else if (pcmod == 0x1)
  1328. ps_desired = min(POWER_STATE_2, (lowest_pow_st - 1));
  1329. else if (pcmod == 0x2)
  1330. ps_desired = min(POWER_STATE_3, (lowest_pow_st - 1));
  1331. break;
  1332. case NVME_POWER_STATE_STANDBY:
  1333. /* Action unspecified if POWER CONDITION MODIFIER != [0,1] */
  1334. if (pcmod == 0x0)
  1335. ps_desired = max(0, (lowest_pow_st - 2));
  1336. else if (pcmod == 0x1)
  1337. ps_desired = max(0, (lowest_pow_st - 1));
  1338. break;
  1339. case NVME_POWER_STATE_LU_CONTROL:
  1340. default:
  1341. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  1342. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  1343. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  1344. break;
  1345. }
  1346. nvme_sc = nvme_set_features(dev, NVME_FEAT_POWER_MGMT, ps_desired, 0,
  1347. NULL);
  1348. res = nvme_trans_status_code(hdr, nvme_sc);
  1349. if (res)
  1350. goto out_dma;
  1351. if (nvme_sc)
  1352. res = nvme_sc;
  1353. out_dma:
  1354. dma_free_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ctrl), mem,
  1355. dma_addr);
  1356. out:
  1357. return res;
  1358. }
  1359. /* Write Buffer Helper Functions */
  1360. /* Also using this for Format Unit with hdr passed as NULL, and buffer_id, 0 */
  1361. static int nvme_trans_send_fw_cmd(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  1362. u8 opcode, u32 tot_len, u32 offset,
  1363. u8 buffer_id)
  1364. {
  1365. int res = SNTI_TRANSLATION_SUCCESS;
  1366. int nvme_sc;
  1367. struct nvme_dev *dev = ns->dev;
  1368. struct nvme_command c;
  1369. struct nvme_iod *iod = NULL;
  1370. unsigned length;
  1371. memset(&c, 0, sizeof(c));
  1372. c.common.opcode = opcode;
  1373. if (opcode == nvme_admin_download_fw) {
  1374. if (hdr->iovec_count > 0) {
  1375. /* Assuming SGL is not allowed for this command */
  1376. res = nvme_trans_completion(hdr,
  1377. SAM_STAT_CHECK_CONDITION,
  1378. ILLEGAL_REQUEST,
  1379. SCSI_ASC_INVALID_CDB,
  1380. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  1381. goto out;
  1382. }
  1383. iod = nvme_map_user_pages(dev, DMA_TO_DEVICE,
  1384. (unsigned long)hdr->dxferp, tot_len);
  1385. if (IS_ERR(iod)) {
  1386. res = PTR_ERR(iod);
  1387. goto out;
  1388. }
  1389. length = nvme_setup_prps(dev, &c.common, iod, tot_len,
  1390. GFP_KERNEL);
  1391. if (length != tot_len) {
  1392. res = -ENOMEM;
  1393. goto out_unmap;
  1394. }
  1395. c.dlfw.numd = cpu_to_le32((tot_len/BYTES_TO_DWORDS) - 1);
  1396. c.dlfw.offset = cpu_to_le32(offset/BYTES_TO_DWORDS);
  1397. } else if (opcode == nvme_admin_activate_fw) {
  1398. u32 cdw10 = buffer_id | NVME_FWACT_REPL_ACTV;
  1399. c.common.cdw10[0] = cpu_to_le32(cdw10);
  1400. }
  1401. nvme_sc = nvme_submit_admin_cmd(dev, &c, NULL);
  1402. res = nvme_trans_status_code(hdr, nvme_sc);
  1403. if (res)
  1404. goto out_unmap;
  1405. if (nvme_sc)
  1406. res = nvme_sc;
  1407. out_unmap:
  1408. if (opcode == nvme_admin_download_fw) {
  1409. nvme_unmap_user_pages(dev, DMA_TO_DEVICE, iod);
  1410. nvme_free_iod(dev, iod);
  1411. }
  1412. out:
  1413. return res;
  1414. }
  1415. /* Mode Select Helper Functions */
  1416. static inline void nvme_trans_modesel_get_bd_len(u8 *parm_list, u8 cdb10,
  1417. u16 *bd_len, u8 *llbaa)
  1418. {
  1419. if (cdb10) {
  1420. /* 10 Byte CDB */
  1421. *bd_len = (parm_list[MODE_SELECT_10_BD_OFFSET] << 8) +
  1422. parm_list[MODE_SELECT_10_BD_OFFSET + 1];
  1423. *llbaa = parm_list[MODE_SELECT_10_LLBAA_OFFSET] &&
  1424. MODE_SELECT_10_LLBAA_MASK;
  1425. } else {
  1426. /* 6 Byte CDB */
  1427. *bd_len = parm_list[MODE_SELECT_6_BD_OFFSET];
  1428. }
  1429. }
  1430. static void nvme_trans_modesel_save_bd(struct nvme_ns *ns, u8 *parm_list,
  1431. u16 idx, u16 bd_len, u8 llbaa)
  1432. {
  1433. u16 bd_num;
  1434. bd_num = bd_len / ((llbaa == 0) ?
  1435. SHORT_DESC_BLOCK : LONG_DESC_BLOCK);
  1436. /* Store block descriptor info if a FORMAT UNIT comes later */
  1437. /* TODO Saving 1st BD info; what to do if multiple BD received? */
  1438. if (llbaa == 0) {
  1439. /* Standard Block Descriptor - spc4r34 7.5.5.1 */
  1440. ns->mode_select_num_blocks =
  1441. (parm_list[idx + 1] << 16) +
  1442. (parm_list[idx + 2] << 8) +
  1443. (parm_list[idx + 3]);
  1444. ns->mode_select_block_len =
  1445. (parm_list[idx + 5] << 16) +
  1446. (parm_list[idx + 6] << 8) +
  1447. (parm_list[idx + 7]);
  1448. } else {
  1449. /* Long LBA Block Descriptor - sbc3r27 6.4.2.3 */
  1450. ns->mode_select_num_blocks =
  1451. (((u64)parm_list[idx + 0]) << 56) +
  1452. (((u64)parm_list[idx + 1]) << 48) +
  1453. (((u64)parm_list[idx + 2]) << 40) +
  1454. (((u64)parm_list[idx + 3]) << 32) +
  1455. (((u64)parm_list[idx + 4]) << 24) +
  1456. (((u64)parm_list[idx + 5]) << 16) +
  1457. (((u64)parm_list[idx + 6]) << 8) +
  1458. ((u64)parm_list[idx + 7]);
  1459. ns->mode_select_block_len =
  1460. (parm_list[idx + 12] << 24) +
  1461. (parm_list[idx + 13] << 16) +
  1462. (parm_list[idx + 14] << 8) +
  1463. (parm_list[idx + 15]);
  1464. }
  1465. }
  1466. static int nvme_trans_modesel_get_mp(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  1467. u8 *mode_page, u8 page_code)
  1468. {
  1469. int res = SNTI_TRANSLATION_SUCCESS;
  1470. int nvme_sc;
  1471. struct nvme_dev *dev = ns->dev;
  1472. unsigned dword11;
  1473. switch (page_code) {
  1474. case MODE_PAGE_CACHING:
  1475. dword11 = ((mode_page[2] & CACHING_MODE_PAGE_WCE_MASK) ? 1 : 0);
  1476. nvme_sc = nvme_set_features(dev, NVME_FEAT_VOLATILE_WC, dword11,
  1477. 0, NULL);
  1478. res = nvme_trans_status_code(hdr, nvme_sc);
  1479. if (res)
  1480. break;
  1481. if (nvme_sc) {
  1482. res = nvme_sc;
  1483. break;
  1484. }
  1485. break;
  1486. case MODE_PAGE_CONTROL:
  1487. break;
  1488. case MODE_PAGE_POWER_CONDITION:
  1489. /* Verify the OS is not trying to set timers */
  1490. if ((mode_page[2] & 0x01) != 0 || (mode_page[3] & 0x0F) != 0) {
  1491. res = nvme_trans_completion(hdr,
  1492. SAM_STAT_CHECK_CONDITION,
  1493. ILLEGAL_REQUEST,
  1494. SCSI_ASC_INVALID_PARAMETER,
  1495. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  1496. if (!res)
  1497. res = SNTI_INTERNAL_ERROR;
  1498. break;
  1499. }
  1500. break;
  1501. default:
  1502. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  1503. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  1504. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  1505. if (!res)
  1506. res = SNTI_INTERNAL_ERROR;
  1507. break;
  1508. }
  1509. return res;
  1510. }
  1511. static int nvme_trans_modesel_data(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  1512. u8 *cmd, u16 parm_list_len, u8 pf,
  1513. u8 sp, u8 cdb10)
  1514. {
  1515. int res = SNTI_TRANSLATION_SUCCESS;
  1516. u8 *parm_list;
  1517. u16 bd_len;
  1518. u8 llbaa = 0;
  1519. u16 index, saved_index;
  1520. u8 page_code;
  1521. u16 mp_size;
  1522. /* Get parm list from data-in/out buffer */
  1523. parm_list = kmalloc(parm_list_len, GFP_KERNEL);
  1524. if (parm_list == NULL) {
  1525. res = -ENOMEM;
  1526. goto out;
  1527. }
  1528. res = nvme_trans_copy_from_user(hdr, parm_list, parm_list_len);
  1529. if (res != SNTI_TRANSLATION_SUCCESS)
  1530. goto out_mem;
  1531. nvme_trans_modesel_get_bd_len(parm_list, cdb10, &bd_len, &llbaa);
  1532. index = (cdb10) ? (MODE_SELECT_10_MPH_SIZE) : (MODE_SELECT_6_MPH_SIZE);
  1533. if (bd_len != 0) {
  1534. /* Block Descriptors present, parse */
  1535. nvme_trans_modesel_save_bd(ns, parm_list, index, bd_len, llbaa);
  1536. index += bd_len;
  1537. }
  1538. saved_index = index;
  1539. /* Multiple mode pages may be present; iterate through all */
  1540. /* In 1st Iteration, don't do NVME Command, only check for CDB errors */
  1541. do {
  1542. page_code = parm_list[index] & MODE_SELECT_PAGE_CODE_MASK;
  1543. mp_size = parm_list[index + 1] + 2;
  1544. if ((page_code != MODE_PAGE_CACHING) &&
  1545. (page_code != MODE_PAGE_CONTROL) &&
  1546. (page_code != MODE_PAGE_POWER_CONDITION)) {
  1547. res = nvme_trans_completion(hdr,
  1548. SAM_STAT_CHECK_CONDITION,
  1549. ILLEGAL_REQUEST,
  1550. SCSI_ASC_INVALID_CDB,
  1551. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  1552. goto out_mem;
  1553. }
  1554. index += mp_size;
  1555. } while (index < parm_list_len);
  1556. /* In 2nd Iteration, do the NVME Commands */
  1557. index = saved_index;
  1558. do {
  1559. page_code = parm_list[index] & MODE_SELECT_PAGE_CODE_MASK;
  1560. mp_size = parm_list[index + 1] + 2;
  1561. res = nvme_trans_modesel_get_mp(ns, hdr, &parm_list[index],
  1562. page_code);
  1563. if (res != SNTI_TRANSLATION_SUCCESS)
  1564. break;
  1565. index += mp_size;
  1566. } while (index < parm_list_len);
  1567. out_mem:
  1568. kfree(parm_list);
  1569. out:
  1570. return res;
  1571. }
  1572. /* Format Unit Helper Functions */
  1573. static int nvme_trans_fmt_set_blk_size_count(struct nvme_ns *ns,
  1574. struct sg_io_hdr *hdr)
  1575. {
  1576. int res = SNTI_TRANSLATION_SUCCESS;
  1577. int nvme_sc;
  1578. struct nvme_dev *dev = ns->dev;
  1579. dma_addr_t dma_addr;
  1580. void *mem;
  1581. struct nvme_id_ns *id_ns;
  1582. u8 flbas;
  1583. /*
  1584. * SCSI Expects a MODE SELECT would have been issued prior to
  1585. * a FORMAT UNIT, and the block size and number would be used
  1586. * from the block descriptor in it. If a MODE SELECT had not
  1587. * been issued, FORMAT shall use the current values for both.
  1588. */
  1589. if (ns->mode_select_num_blocks == 0 || ns->mode_select_block_len == 0) {
  1590. mem = dma_alloc_coherent(&dev->pci_dev->dev,
  1591. sizeof(struct nvme_id_ns), &dma_addr, GFP_KERNEL);
  1592. if (mem == NULL) {
  1593. res = -ENOMEM;
  1594. goto out;
  1595. }
  1596. /* nvme ns identify */
  1597. nvme_sc = nvme_identify(dev, ns->ns_id, 0, dma_addr);
  1598. res = nvme_trans_status_code(hdr, nvme_sc);
  1599. if (res)
  1600. goto out_dma;
  1601. if (nvme_sc) {
  1602. res = nvme_sc;
  1603. goto out_dma;
  1604. }
  1605. id_ns = mem;
  1606. if (ns->mode_select_num_blocks == 0)
  1607. ns->mode_select_num_blocks = le64_to_cpu(id_ns->ncap);
  1608. if (ns->mode_select_block_len == 0) {
  1609. flbas = (id_ns->flbas) & 0x0F;
  1610. ns->mode_select_block_len =
  1611. (1 << (id_ns->lbaf[flbas].ds));
  1612. }
  1613. out_dma:
  1614. dma_free_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ns),
  1615. mem, dma_addr);
  1616. }
  1617. out:
  1618. return res;
  1619. }
  1620. static int nvme_trans_fmt_get_parm_header(struct sg_io_hdr *hdr, u8 len,
  1621. u8 format_prot_info, u8 *nvme_pf_code)
  1622. {
  1623. int res = SNTI_TRANSLATION_SUCCESS;
  1624. u8 *parm_list;
  1625. u8 pf_usage, pf_code;
  1626. parm_list = kmalloc(len, GFP_KERNEL);
  1627. if (parm_list == NULL) {
  1628. res = -ENOMEM;
  1629. goto out;
  1630. }
  1631. res = nvme_trans_copy_from_user(hdr, parm_list, len);
  1632. if (res != SNTI_TRANSLATION_SUCCESS)
  1633. goto out_mem;
  1634. if ((parm_list[FORMAT_UNIT_IMMED_OFFSET] &
  1635. FORMAT_UNIT_IMMED_MASK) != 0) {
  1636. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  1637. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  1638. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  1639. goto out_mem;
  1640. }
  1641. if (len == FORMAT_UNIT_LONG_PARM_LIST_LEN &&
  1642. (parm_list[FORMAT_UNIT_PROT_INT_OFFSET] & 0x0F) != 0) {
  1643. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  1644. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  1645. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  1646. goto out_mem;
  1647. }
  1648. pf_usage = parm_list[FORMAT_UNIT_PROT_FIELD_USAGE_OFFSET] &
  1649. FORMAT_UNIT_PROT_FIELD_USAGE_MASK;
  1650. pf_code = (pf_usage << 2) | format_prot_info;
  1651. switch (pf_code) {
  1652. case 0:
  1653. *nvme_pf_code = 0;
  1654. break;
  1655. case 2:
  1656. *nvme_pf_code = 1;
  1657. break;
  1658. case 3:
  1659. *nvme_pf_code = 2;
  1660. break;
  1661. case 7:
  1662. *nvme_pf_code = 3;
  1663. break;
  1664. default:
  1665. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  1666. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  1667. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  1668. break;
  1669. }
  1670. out_mem:
  1671. kfree(parm_list);
  1672. out:
  1673. return res;
  1674. }
  1675. static int nvme_trans_fmt_send_cmd(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  1676. u8 prot_info)
  1677. {
  1678. int res = SNTI_TRANSLATION_SUCCESS;
  1679. int nvme_sc;
  1680. struct nvme_dev *dev = ns->dev;
  1681. dma_addr_t dma_addr;
  1682. void *mem;
  1683. struct nvme_id_ns *id_ns;
  1684. u8 i;
  1685. u8 flbas, nlbaf;
  1686. u8 selected_lbaf = 0xFF;
  1687. u32 cdw10 = 0;
  1688. struct nvme_command c;
  1689. /* Loop thru LBAF's in id_ns to match reqd lbaf, put in cdw10 */
  1690. mem = dma_alloc_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ns),
  1691. &dma_addr, GFP_KERNEL);
  1692. if (mem == NULL) {
  1693. res = -ENOMEM;
  1694. goto out;
  1695. }
  1696. /* nvme ns identify */
  1697. nvme_sc = nvme_identify(dev, ns->ns_id, 0, dma_addr);
  1698. res = nvme_trans_status_code(hdr, nvme_sc);
  1699. if (res)
  1700. goto out_dma;
  1701. if (nvme_sc) {
  1702. res = nvme_sc;
  1703. goto out_dma;
  1704. }
  1705. id_ns = mem;
  1706. flbas = (id_ns->flbas) & 0x0F;
  1707. nlbaf = id_ns->nlbaf;
  1708. for (i = 0; i < nlbaf; i++) {
  1709. if (ns->mode_select_block_len == (1 << (id_ns->lbaf[i].ds))) {
  1710. selected_lbaf = i;
  1711. break;
  1712. }
  1713. }
  1714. if (selected_lbaf > 0x0F) {
  1715. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  1716. ILLEGAL_REQUEST, SCSI_ASC_INVALID_PARAMETER,
  1717. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  1718. }
  1719. if (ns->mode_select_num_blocks != le64_to_cpu(id_ns->ncap)) {
  1720. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  1721. ILLEGAL_REQUEST, SCSI_ASC_INVALID_PARAMETER,
  1722. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  1723. }
  1724. cdw10 |= prot_info << 5;
  1725. cdw10 |= selected_lbaf & 0x0F;
  1726. memset(&c, 0, sizeof(c));
  1727. c.format.opcode = nvme_admin_format_nvm;
  1728. c.format.nsid = cpu_to_le32(ns->ns_id);
  1729. c.format.cdw10 = cpu_to_le32(cdw10);
  1730. nvme_sc = nvme_submit_admin_cmd(dev, &c, NULL);
  1731. res = nvme_trans_status_code(hdr, nvme_sc);
  1732. if (res)
  1733. goto out_dma;
  1734. if (nvme_sc)
  1735. res = nvme_sc;
  1736. out_dma:
  1737. dma_free_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ns), mem,
  1738. dma_addr);
  1739. out:
  1740. return res;
  1741. }
  1742. /* Read/Write Helper Functions */
  1743. static inline void nvme_trans_get_io_cdb6(u8 *cmd,
  1744. struct nvme_trans_io_cdb *cdb_info)
  1745. {
  1746. cdb_info->fua = 0;
  1747. cdb_info->prot_info = 0;
  1748. cdb_info->lba = GET_U32_FROM_CDB(cmd, IO_6_CDB_LBA_OFFSET) &
  1749. IO_6_CDB_LBA_MASK;
  1750. cdb_info->xfer_len = GET_U8_FROM_CDB(cmd, IO_6_CDB_TX_LEN_OFFSET);
  1751. /* sbc3r27 sec 5.32 - TRANSFER LEN of 0 implies a 256 Block transfer */
  1752. if (cdb_info->xfer_len == 0)
  1753. cdb_info->xfer_len = IO_6_DEFAULT_TX_LEN;
  1754. }
  1755. static inline void nvme_trans_get_io_cdb10(u8 *cmd,
  1756. struct nvme_trans_io_cdb *cdb_info)
  1757. {
  1758. cdb_info->fua = GET_U8_FROM_CDB(cmd, IO_10_CDB_FUA_OFFSET) &
  1759. IO_CDB_FUA_MASK;
  1760. cdb_info->prot_info = GET_U8_FROM_CDB(cmd, IO_10_CDB_WP_OFFSET) &
  1761. IO_CDB_WP_MASK >> IO_CDB_WP_SHIFT;
  1762. cdb_info->lba = GET_U32_FROM_CDB(cmd, IO_10_CDB_LBA_OFFSET);
  1763. cdb_info->xfer_len = GET_U16_FROM_CDB(cmd, IO_10_CDB_TX_LEN_OFFSET);
  1764. }
  1765. static inline void nvme_trans_get_io_cdb12(u8 *cmd,
  1766. struct nvme_trans_io_cdb *cdb_info)
  1767. {
  1768. cdb_info->fua = GET_U8_FROM_CDB(cmd, IO_12_CDB_FUA_OFFSET) &
  1769. IO_CDB_FUA_MASK;
  1770. cdb_info->prot_info = GET_U8_FROM_CDB(cmd, IO_12_CDB_WP_OFFSET) &
  1771. IO_CDB_WP_MASK >> IO_CDB_WP_SHIFT;
  1772. cdb_info->lba = GET_U32_FROM_CDB(cmd, IO_12_CDB_LBA_OFFSET);
  1773. cdb_info->xfer_len = GET_U32_FROM_CDB(cmd, IO_12_CDB_TX_LEN_OFFSET);
  1774. }
  1775. static inline void nvme_trans_get_io_cdb16(u8 *cmd,
  1776. struct nvme_trans_io_cdb *cdb_info)
  1777. {
  1778. cdb_info->fua = GET_U8_FROM_CDB(cmd, IO_16_CDB_FUA_OFFSET) &
  1779. IO_CDB_FUA_MASK;
  1780. cdb_info->prot_info = GET_U8_FROM_CDB(cmd, IO_16_CDB_WP_OFFSET) &
  1781. IO_CDB_WP_MASK >> IO_CDB_WP_SHIFT;
  1782. cdb_info->lba = GET_U64_FROM_CDB(cmd, IO_16_CDB_LBA_OFFSET);
  1783. cdb_info->xfer_len = GET_U32_FROM_CDB(cmd, IO_16_CDB_TX_LEN_OFFSET);
  1784. }
  1785. static inline u32 nvme_trans_io_get_num_cmds(struct sg_io_hdr *hdr,
  1786. struct nvme_trans_io_cdb *cdb_info,
  1787. u32 max_blocks)
  1788. {
  1789. /* If using iovecs, send one nvme command per vector */
  1790. if (hdr->iovec_count > 0)
  1791. return hdr->iovec_count;
  1792. else if (cdb_info->xfer_len > max_blocks)
  1793. return ((cdb_info->xfer_len - 1) / max_blocks) + 1;
  1794. else
  1795. return 1;
  1796. }
  1797. static u16 nvme_trans_io_get_control(struct nvme_ns *ns,
  1798. struct nvme_trans_io_cdb *cdb_info)
  1799. {
  1800. u16 control = 0;
  1801. /* When Protection information support is added, implement here */
  1802. if (cdb_info->fua > 0)
  1803. control |= NVME_RW_FUA;
  1804. return control;
  1805. }
  1806. static int nvme_trans_do_nvme_io(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  1807. struct nvme_trans_io_cdb *cdb_info, u8 is_write)
  1808. {
  1809. int res = SNTI_TRANSLATION_SUCCESS;
  1810. int nvme_sc;
  1811. struct nvme_dev *dev = ns->dev;
  1812. struct nvme_queue *nvmeq;
  1813. u32 num_cmds;
  1814. struct nvme_iod *iod;
  1815. u64 unit_len;
  1816. u64 unit_num_blocks; /* Number of blocks to xfer in each nvme cmd */
  1817. u32 retcode;
  1818. u32 i = 0;
  1819. u64 nvme_offset = 0;
  1820. void __user *next_mapping_addr;
  1821. struct nvme_command c;
  1822. u8 opcode = (is_write ? nvme_cmd_write : nvme_cmd_read);
  1823. u16 control;
  1824. u32 max_blocks = nvme_block_nr(ns, dev->max_hw_sectors);
  1825. num_cmds = nvme_trans_io_get_num_cmds(hdr, cdb_info, max_blocks);
  1826. /*
  1827. * This loop handles two cases.
  1828. * First, when an SGL is used in the form of an iovec list:
  1829. * - Use iov_base as the next mapping address for the nvme command_id
  1830. * - Use iov_len as the data transfer length for the command.
  1831. * Second, when we have a single buffer
  1832. * - If larger than max_blocks, split into chunks, offset
  1833. * each nvme command accordingly.
  1834. */
  1835. for (i = 0; i < num_cmds; i++) {
  1836. memset(&c, 0, sizeof(c));
  1837. if (hdr->iovec_count > 0) {
  1838. struct sg_iovec sgl;
  1839. retcode = copy_from_user(&sgl, hdr->dxferp +
  1840. i * sizeof(struct sg_iovec),
  1841. sizeof(struct sg_iovec));
  1842. if (retcode)
  1843. return -EFAULT;
  1844. unit_len = sgl.iov_len;
  1845. unit_num_blocks = unit_len >> ns->lba_shift;
  1846. next_mapping_addr = sgl.iov_base;
  1847. } else {
  1848. unit_num_blocks = min((u64)max_blocks,
  1849. (cdb_info->xfer_len - nvme_offset));
  1850. unit_len = unit_num_blocks << ns->lba_shift;
  1851. next_mapping_addr = hdr->dxferp +
  1852. ((1 << ns->lba_shift) * nvme_offset);
  1853. }
  1854. c.rw.opcode = opcode;
  1855. c.rw.nsid = cpu_to_le32(ns->ns_id);
  1856. c.rw.slba = cpu_to_le64(cdb_info->lba + nvme_offset);
  1857. c.rw.length = cpu_to_le16(unit_num_blocks - 1);
  1858. control = nvme_trans_io_get_control(ns, cdb_info);
  1859. c.rw.control = cpu_to_le16(control);
  1860. iod = nvme_map_user_pages(dev,
  1861. (is_write) ? DMA_TO_DEVICE : DMA_FROM_DEVICE,
  1862. (unsigned long)next_mapping_addr, unit_len);
  1863. if (IS_ERR(iod)) {
  1864. res = PTR_ERR(iod);
  1865. goto out;
  1866. }
  1867. retcode = nvme_setup_prps(dev, &c.common, iod, unit_len,
  1868. GFP_KERNEL);
  1869. if (retcode != unit_len) {
  1870. nvme_unmap_user_pages(dev,
  1871. (is_write) ? DMA_TO_DEVICE : DMA_FROM_DEVICE,
  1872. iod);
  1873. nvme_free_iod(dev, iod);
  1874. res = -ENOMEM;
  1875. goto out;
  1876. }
  1877. nvme_offset += unit_num_blocks;
  1878. nvmeq = get_nvmeq(dev);
  1879. /*
  1880. * Since nvme_submit_sync_cmd sleeps, we can't keep
  1881. * preemption disabled. We may be preempted at any
  1882. * point, and be rescheduled to a different CPU. That
  1883. * will cause cacheline bouncing, but no additional
  1884. * races since q_lock already protects against other
  1885. * CPUs.
  1886. */
  1887. put_nvmeq(nvmeq);
  1888. nvme_sc = nvme_submit_sync_cmd(nvmeq, &c, NULL,
  1889. NVME_IO_TIMEOUT);
  1890. if (nvme_sc != NVME_SC_SUCCESS) {
  1891. nvme_unmap_user_pages(dev,
  1892. (is_write) ? DMA_TO_DEVICE : DMA_FROM_DEVICE,
  1893. iod);
  1894. nvme_free_iod(dev, iod);
  1895. res = nvme_trans_status_code(hdr, nvme_sc);
  1896. goto out;
  1897. }
  1898. nvme_unmap_user_pages(dev,
  1899. (is_write) ? DMA_TO_DEVICE : DMA_FROM_DEVICE,
  1900. iod);
  1901. nvme_free_iod(dev, iod);
  1902. }
  1903. res = nvme_trans_status_code(hdr, NVME_SC_SUCCESS);
  1904. out:
  1905. return res;
  1906. }
  1907. /* SCSI Command Translation Functions */
  1908. static int nvme_trans_io(struct nvme_ns *ns, struct sg_io_hdr *hdr, u8 is_write,
  1909. u8 *cmd)
  1910. {
  1911. int res = SNTI_TRANSLATION_SUCCESS;
  1912. struct nvme_trans_io_cdb cdb_info;
  1913. u8 opcode = cmd[0];
  1914. u64 xfer_bytes;
  1915. u64 sum_iov_len = 0;
  1916. struct sg_iovec sgl;
  1917. int i;
  1918. size_t not_copied;
  1919. /* Extract Fields from CDB */
  1920. switch (opcode) {
  1921. case WRITE_6:
  1922. case READ_6:
  1923. nvme_trans_get_io_cdb6(cmd, &cdb_info);
  1924. break;
  1925. case WRITE_10:
  1926. case READ_10:
  1927. nvme_trans_get_io_cdb10(cmd, &cdb_info);
  1928. break;
  1929. case WRITE_12:
  1930. case READ_12:
  1931. nvme_trans_get_io_cdb12(cmd, &cdb_info);
  1932. break;
  1933. case WRITE_16:
  1934. case READ_16:
  1935. nvme_trans_get_io_cdb16(cmd, &cdb_info);
  1936. break;
  1937. default:
  1938. /* Will never really reach here */
  1939. res = SNTI_INTERNAL_ERROR;
  1940. goto out;
  1941. }
  1942. /* Calculate total length of transfer (in bytes) */
  1943. if (hdr->iovec_count > 0) {
  1944. for (i = 0; i < hdr->iovec_count; i++) {
  1945. not_copied = copy_from_user(&sgl, hdr->dxferp +
  1946. i * sizeof(struct sg_iovec),
  1947. sizeof(struct sg_iovec));
  1948. if (not_copied)
  1949. return -EFAULT;
  1950. sum_iov_len += sgl.iov_len;
  1951. /* IO vector sizes should be multiples of block size */
  1952. if (sgl.iov_len % (1 << ns->lba_shift) != 0) {
  1953. res = nvme_trans_completion(hdr,
  1954. SAM_STAT_CHECK_CONDITION,
  1955. ILLEGAL_REQUEST,
  1956. SCSI_ASC_INVALID_PARAMETER,
  1957. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  1958. goto out;
  1959. }
  1960. }
  1961. } else {
  1962. sum_iov_len = hdr->dxfer_len;
  1963. }
  1964. /* As Per sg ioctl howto, if the lengths differ, use the lower one */
  1965. xfer_bytes = min(((u64)hdr->dxfer_len), sum_iov_len);
  1966. /* If block count and actual data buffer size dont match, error out */
  1967. if (xfer_bytes != (cdb_info.xfer_len << ns->lba_shift)) {
  1968. res = -EINVAL;
  1969. goto out;
  1970. }
  1971. /* Check for 0 length transfer - it is not illegal */
  1972. if (cdb_info.xfer_len == 0)
  1973. goto out;
  1974. /* Send NVMe IO Command(s) */
  1975. res = nvme_trans_do_nvme_io(ns, hdr, &cdb_info, is_write);
  1976. if (res != SNTI_TRANSLATION_SUCCESS)
  1977. goto out;
  1978. out:
  1979. return res;
  1980. }
  1981. static int nvme_trans_inquiry(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  1982. u8 *cmd)
  1983. {
  1984. int res = SNTI_TRANSLATION_SUCCESS;
  1985. u8 evpd;
  1986. u8 page_code;
  1987. int alloc_len;
  1988. u8 *inq_response;
  1989. evpd = GET_INQ_EVPD_BIT(cmd);
  1990. page_code = GET_INQ_PAGE_CODE(cmd);
  1991. alloc_len = GET_INQ_ALLOC_LENGTH(cmd);
  1992. inq_response = kmalloc(STANDARD_INQUIRY_LENGTH, GFP_KERNEL);
  1993. if (inq_response == NULL) {
  1994. res = -ENOMEM;
  1995. goto out_mem;
  1996. }
  1997. if (evpd == 0) {
  1998. if (page_code == INQ_STANDARD_INQUIRY_PAGE) {
  1999. res = nvme_trans_standard_inquiry_page(ns, hdr,
  2000. inq_response, alloc_len);
  2001. } else {
  2002. res = nvme_trans_completion(hdr,
  2003. SAM_STAT_CHECK_CONDITION,
  2004. ILLEGAL_REQUEST,
  2005. SCSI_ASC_INVALID_CDB,
  2006. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2007. }
  2008. } else {
  2009. switch (page_code) {
  2010. case VPD_SUPPORTED_PAGES:
  2011. res = nvme_trans_supported_vpd_pages(ns, hdr,
  2012. inq_response, alloc_len);
  2013. break;
  2014. case VPD_SERIAL_NUMBER:
  2015. res = nvme_trans_unit_serial_page(ns, hdr, inq_response,
  2016. alloc_len);
  2017. break;
  2018. case VPD_DEVICE_IDENTIFIERS:
  2019. res = nvme_trans_device_id_page(ns, hdr, inq_response,
  2020. alloc_len);
  2021. break;
  2022. case VPD_EXTENDED_INQUIRY:
  2023. res = nvme_trans_ext_inq_page(ns, hdr, alloc_len);
  2024. break;
  2025. case VPD_BLOCK_DEV_CHARACTERISTICS:
  2026. res = nvme_trans_bdev_char_page(ns, hdr, alloc_len);
  2027. break;
  2028. default:
  2029. res = nvme_trans_completion(hdr,
  2030. SAM_STAT_CHECK_CONDITION,
  2031. ILLEGAL_REQUEST,
  2032. SCSI_ASC_INVALID_CDB,
  2033. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2034. break;
  2035. }
  2036. }
  2037. kfree(inq_response);
  2038. out_mem:
  2039. return res;
  2040. }
  2041. static int nvme_trans_log_sense(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  2042. u8 *cmd)
  2043. {
  2044. int res = SNTI_TRANSLATION_SUCCESS;
  2045. u16 alloc_len;
  2046. u8 sp;
  2047. u8 pc;
  2048. u8 page_code;
  2049. sp = GET_U8_FROM_CDB(cmd, LOG_SENSE_CDB_SP_OFFSET);
  2050. if (sp != LOG_SENSE_CDB_SP_NOT_ENABLED) {
  2051. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  2052. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  2053. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2054. goto out;
  2055. }
  2056. pc = GET_U8_FROM_CDB(cmd, LOG_SENSE_CDB_PC_OFFSET);
  2057. page_code = pc & LOG_SENSE_CDB_PAGE_CODE_MASK;
  2058. pc = (pc & LOG_SENSE_CDB_PC_MASK) >> LOG_SENSE_CDB_PC_SHIFT;
  2059. if (pc != LOG_SENSE_CDB_PC_CUMULATIVE_VALUES) {
  2060. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  2061. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  2062. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2063. goto out;
  2064. }
  2065. alloc_len = GET_U16_FROM_CDB(cmd, LOG_SENSE_CDB_ALLOC_LENGTH_OFFSET);
  2066. switch (page_code) {
  2067. case LOG_PAGE_SUPPORTED_LOG_PAGES_PAGE:
  2068. res = nvme_trans_log_supp_pages(ns, hdr, alloc_len);
  2069. break;
  2070. case LOG_PAGE_INFORMATIONAL_EXCEPTIONS_PAGE:
  2071. res = nvme_trans_log_info_exceptions(ns, hdr, alloc_len);
  2072. break;
  2073. case LOG_PAGE_TEMPERATURE_PAGE:
  2074. res = nvme_trans_log_temperature(ns, hdr, alloc_len);
  2075. break;
  2076. default:
  2077. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  2078. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  2079. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2080. break;
  2081. }
  2082. out:
  2083. return res;
  2084. }
  2085. static int nvme_trans_mode_select(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  2086. u8 *cmd)
  2087. {
  2088. int res = SNTI_TRANSLATION_SUCCESS;
  2089. u8 cdb10 = 0;
  2090. u16 parm_list_len;
  2091. u8 page_format;
  2092. u8 save_pages;
  2093. page_format = GET_U8_FROM_CDB(cmd, MODE_SELECT_CDB_PAGE_FORMAT_OFFSET);
  2094. page_format &= MODE_SELECT_CDB_PAGE_FORMAT_MASK;
  2095. save_pages = GET_U8_FROM_CDB(cmd, MODE_SELECT_CDB_SAVE_PAGES_OFFSET);
  2096. save_pages &= MODE_SELECT_CDB_SAVE_PAGES_MASK;
  2097. if (GET_OPCODE(cmd) == MODE_SELECT) {
  2098. parm_list_len = GET_U8_FROM_CDB(cmd,
  2099. MODE_SELECT_6_CDB_PARAM_LIST_LENGTH_OFFSET);
  2100. } else {
  2101. parm_list_len = GET_U16_FROM_CDB(cmd,
  2102. MODE_SELECT_10_CDB_PARAM_LIST_LENGTH_OFFSET);
  2103. cdb10 = 1;
  2104. }
  2105. if (parm_list_len != 0) {
  2106. /*
  2107. * According to SPC-4 r24, a paramter list length field of 0
  2108. * shall not be considered an error
  2109. */
  2110. res = nvme_trans_modesel_data(ns, hdr, cmd, parm_list_len,
  2111. page_format, save_pages, cdb10);
  2112. }
  2113. return res;
  2114. }
  2115. static int nvme_trans_mode_sense(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  2116. u8 *cmd)
  2117. {
  2118. int res = SNTI_TRANSLATION_SUCCESS;
  2119. u16 alloc_len;
  2120. u8 cdb10 = 0;
  2121. u8 page_code;
  2122. u8 pc;
  2123. if (GET_OPCODE(cmd) == MODE_SENSE) {
  2124. alloc_len = GET_U8_FROM_CDB(cmd, MODE_SENSE6_ALLOC_LEN_OFFSET);
  2125. } else {
  2126. alloc_len = GET_U16_FROM_CDB(cmd,
  2127. MODE_SENSE10_ALLOC_LEN_OFFSET);
  2128. cdb10 = 1;
  2129. }
  2130. pc = GET_U8_FROM_CDB(cmd, MODE_SENSE_PAGE_CONTROL_OFFSET) &
  2131. MODE_SENSE_PAGE_CONTROL_MASK;
  2132. if (pc != MODE_SENSE_PC_CURRENT_VALUES) {
  2133. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  2134. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  2135. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2136. goto out;
  2137. }
  2138. page_code = GET_U8_FROM_CDB(cmd, MODE_SENSE_PAGE_CODE_OFFSET) &
  2139. MODE_SENSE_PAGE_CODE_MASK;
  2140. switch (page_code) {
  2141. case MODE_PAGE_CACHING:
  2142. res = nvme_trans_mode_page_create(ns, hdr, cmd, alloc_len,
  2143. cdb10,
  2144. &nvme_trans_fill_caching_page,
  2145. MODE_PAGE_CACHING_LEN);
  2146. break;
  2147. case MODE_PAGE_CONTROL:
  2148. res = nvme_trans_mode_page_create(ns, hdr, cmd, alloc_len,
  2149. cdb10,
  2150. &nvme_trans_fill_control_page,
  2151. MODE_PAGE_CONTROL_LEN);
  2152. break;
  2153. case MODE_PAGE_POWER_CONDITION:
  2154. res = nvme_trans_mode_page_create(ns, hdr, cmd, alloc_len,
  2155. cdb10,
  2156. &nvme_trans_fill_pow_cnd_page,
  2157. MODE_PAGE_POW_CND_LEN);
  2158. break;
  2159. case MODE_PAGE_INFO_EXCEP:
  2160. res = nvme_trans_mode_page_create(ns, hdr, cmd, alloc_len,
  2161. cdb10,
  2162. &nvme_trans_fill_inf_exc_page,
  2163. MODE_PAGE_INF_EXC_LEN);
  2164. break;
  2165. case MODE_PAGE_RETURN_ALL:
  2166. res = nvme_trans_mode_page_create(ns, hdr, cmd, alloc_len,
  2167. cdb10,
  2168. &nvme_trans_fill_all_pages,
  2169. MODE_PAGE_ALL_LEN);
  2170. break;
  2171. default:
  2172. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  2173. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  2174. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2175. break;
  2176. }
  2177. out:
  2178. return res;
  2179. }
  2180. static int nvme_trans_read_capacity(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  2181. u8 *cmd)
  2182. {
  2183. int res = SNTI_TRANSLATION_SUCCESS;
  2184. int nvme_sc;
  2185. u32 alloc_len = READ_CAP_10_RESP_SIZE;
  2186. u32 resp_size = READ_CAP_10_RESP_SIZE;
  2187. u32 xfer_len;
  2188. u8 cdb16;
  2189. struct nvme_dev *dev = ns->dev;
  2190. dma_addr_t dma_addr;
  2191. void *mem;
  2192. struct nvme_id_ns *id_ns;
  2193. u8 *response;
  2194. cdb16 = IS_READ_CAP_16(cmd);
  2195. if (cdb16) {
  2196. alloc_len = GET_READ_CAP_16_ALLOC_LENGTH(cmd);
  2197. resp_size = READ_CAP_16_RESP_SIZE;
  2198. }
  2199. mem = dma_alloc_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ns),
  2200. &dma_addr, GFP_KERNEL);
  2201. if (mem == NULL) {
  2202. res = -ENOMEM;
  2203. goto out;
  2204. }
  2205. /* nvme ns identify */
  2206. nvme_sc = nvme_identify(dev, ns->ns_id, 0, dma_addr);
  2207. res = nvme_trans_status_code(hdr, nvme_sc);
  2208. if (res)
  2209. goto out_dma;
  2210. if (nvme_sc) {
  2211. res = nvme_sc;
  2212. goto out_dma;
  2213. }
  2214. id_ns = mem;
  2215. response = kzalloc(resp_size, GFP_KERNEL);
  2216. if (response == NULL) {
  2217. res = -ENOMEM;
  2218. goto out_dma;
  2219. }
  2220. nvme_trans_fill_read_cap(response, id_ns, cdb16);
  2221. xfer_len = min(alloc_len, resp_size);
  2222. res = nvme_trans_copy_to_user(hdr, response, xfer_len);
  2223. kfree(response);
  2224. out_dma:
  2225. dma_free_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ns), mem,
  2226. dma_addr);
  2227. out:
  2228. return res;
  2229. }
  2230. static int nvme_trans_report_luns(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  2231. u8 *cmd)
  2232. {
  2233. int res = SNTI_TRANSLATION_SUCCESS;
  2234. int nvme_sc;
  2235. u32 alloc_len, xfer_len, resp_size;
  2236. u8 select_report;
  2237. u8 *response;
  2238. struct nvme_dev *dev = ns->dev;
  2239. dma_addr_t dma_addr;
  2240. void *mem;
  2241. struct nvme_id_ctrl *id_ctrl;
  2242. u32 ll_length, lun_id;
  2243. u8 lun_id_offset = REPORT_LUNS_FIRST_LUN_OFFSET;
  2244. __be32 tmp_len;
  2245. alloc_len = GET_REPORT_LUNS_ALLOC_LENGTH(cmd);
  2246. select_report = GET_U8_FROM_CDB(cmd, REPORT_LUNS_SR_OFFSET);
  2247. if ((select_report != ALL_LUNS_RETURNED) &&
  2248. (select_report != ALL_WELL_KNOWN_LUNS_RETURNED) &&
  2249. (select_report != RESTRICTED_LUNS_RETURNED)) {
  2250. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  2251. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  2252. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2253. goto out;
  2254. } else {
  2255. /* NVMe Controller Identify */
  2256. mem = dma_alloc_coherent(&dev->pci_dev->dev,
  2257. sizeof(struct nvme_id_ctrl),
  2258. &dma_addr, GFP_KERNEL);
  2259. if (mem == NULL) {
  2260. res = -ENOMEM;
  2261. goto out;
  2262. }
  2263. nvme_sc = nvme_identify(dev, 0, 1, dma_addr);
  2264. res = nvme_trans_status_code(hdr, nvme_sc);
  2265. if (res)
  2266. goto out_dma;
  2267. if (nvme_sc) {
  2268. res = nvme_sc;
  2269. goto out_dma;
  2270. }
  2271. id_ctrl = mem;
  2272. ll_length = le32_to_cpu(id_ctrl->nn) * LUN_ENTRY_SIZE;
  2273. resp_size = ll_length + LUN_DATA_HEADER_SIZE;
  2274. if (alloc_len < resp_size) {
  2275. res = nvme_trans_completion(hdr,
  2276. SAM_STAT_CHECK_CONDITION,
  2277. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  2278. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2279. goto out_dma;
  2280. }
  2281. response = kzalloc(resp_size, GFP_KERNEL);
  2282. if (response == NULL) {
  2283. res = -ENOMEM;
  2284. goto out_dma;
  2285. }
  2286. /* The first LUN ID will always be 0 per the SAM spec */
  2287. for (lun_id = 0; lun_id < le32_to_cpu(id_ctrl->nn); lun_id++) {
  2288. /*
  2289. * Set the LUN Id and then increment to the next LUN
  2290. * location in the parameter data.
  2291. */
  2292. __be64 tmp_id = cpu_to_be64(lun_id);
  2293. memcpy(&response[lun_id_offset], &tmp_id, sizeof(u64));
  2294. lun_id_offset += LUN_ENTRY_SIZE;
  2295. }
  2296. tmp_len = cpu_to_be32(ll_length);
  2297. memcpy(response, &tmp_len, sizeof(u32));
  2298. }
  2299. xfer_len = min(alloc_len, resp_size);
  2300. res = nvme_trans_copy_to_user(hdr, response, xfer_len);
  2301. kfree(response);
  2302. out_dma:
  2303. dma_free_coherent(&dev->pci_dev->dev, sizeof(struct nvme_id_ctrl), mem,
  2304. dma_addr);
  2305. out:
  2306. return res;
  2307. }
  2308. static int nvme_trans_request_sense(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  2309. u8 *cmd)
  2310. {
  2311. int res = SNTI_TRANSLATION_SUCCESS;
  2312. u8 alloc_len, xfer_len, resp_size;
  2313. u8 desc_format;
  2314. u8 *response;
  2315. alloc_len = GET_REQUEST_SENSE_ALLOC_LENGTH(cmd);
  2316. desc_format = GET_U8_FROM_CDB(cmd, REQUEST_SENSE_DESC_OFFSET);
  2317. desc_format &= REQUEST_SENSE_DESC_MASK;
  2318. resp_size = ((desc_format) ? (DESC_FMT_SENSE_DATA_SIZE) :
  2319. (FIXED_FMT_SENSE_DATA_SIZE));
  2320. response = kzalloc(resp_size, GFP_KERNEL);
  2321. if (response == NULL) {
  2322. res = -ENOMEM;
  2323. goto out;
  2324. }
  2325. if (desc_format == DESCRIPTOR_FORMAT_SENSE_DATA_TYPE) {
  2326. /* Descriptor Format Sense Data */
  2327. response[0] = DESC_FORMAT_SENSE_DATA;
  2328. response[1] = NO_SENSE;
  2329. /* TODO How is LOW POWER CONDITION ON handled? (byte 2) */
  2330. response[2] = SCSI_ASC_NO_SENSE;
  2331. response[3] = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  2332. /* SDAT_OVFL = 0 | Additional Sense Length = 0 */
  2333. } else {
  2334. /* Fixed Format Sense Data */
  2335. response[0] = FIXED_SENSE_DATA;
  2336. /* Byte 1 = Obsolete */
  2337. response[2] = NO_SENSE; /* FM, EOM, ILI, SDAT_OVFL = 0 */
  2338. /* Bytes 3-6 - Information - set to zero */
  2339. response[7] = FIXED_SENSE_DATA_ADD_LENGTH;
  2340. /* Bytes 8-11 - Cmd Specific Information - set to zero */
  2341. response[12] = SCSI_ASC_NO_SENSE;
  2342. response[13] = SCSI_ASCQ_CAUSE_NOT_REPORTABLE;
  2343. /* Byte 14 = Field Replaceable Unit Code = 0 */
  2344. /* Bytes 15-17 - SKSV=0; Sense Key Specific = 0 */
  2345. }
  2346. xfer_len = min(alloc_len, resp_size);
  2347. res = nvme_trans_copy_to_user(hdr, response, xfer_len);
  2348. kfree(response);
  2349. out:
  2350. return res;
  2351. }
  2352. static int nvme_trans_security_protocol(struct nvme_ns *ns,
  2353. struct sg_io_hdr *hdr,
  2354. u8 *cmd)
  2355. {
  2356. return nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  2357. ILLEGAL_REQUEST, SCSI_ASC_ILLEGAL_COMMAND,
  2358. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2359. }
  2360. static int nvme_trans_start_stop(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  2361. u8 *cmd)
  2362. {
  2363. int res = SNTI_TRANSLATION_SUCCESS;
  2364. int nvme_sc;
  2365. struct nvme_queue *nvmeq;
  2366. struct nvme_command c;
  2367. u8 immed, pcmod, pc, no_flush, start;
  2368. immed = GET_U8_FROM_CDB(cmd, START_STOP_UNIT_CDB_IMMED_OFFSET);
  2369. pcmod = GET_U8_FROM_CDB(cmd, START_STOP_UNIT_CDB_POWER_COND_MOD_OFFSET);
  2370. pc = GET_U8_FROM_CDB(cmd, START_STOP_UNIT_CDB_POWER_COND_OFFSET);
  2371. no_flush = GET_U8_FROM_CDB(cmd, START_STOP_UNIT_CDB_NO_FLUSH_OFFSET);
  2372. start = GET_U8_FROM_CDB(cmd, START_STOP_UNIT_CDB_START_OFFSET);
  2373. immed &= START_STOP_UNIT_CDB_IMMED_MASK;
  2374. pcmod &= START_STOP_UNIT_CDB_POWER_COND_MOD_MASK;
  2375. pc = (pc & START_STOP_UNIT_CDB_POWER_COND_MASK) >> NIBBLE_SHIFT;
  2376. no_flush &= START_STOP_UNIT_CDB_NO_FLUSH_MASK;
  2377. start &= START_STOP_UNIT_CDB_START_MASK;
  2378. if (immed != 0) {
  2379. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  2380. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  2381. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2382. } else {
  2383. if (no_flush == 0) {
  2384. /* Issue NVME FLUSH command prior to START STOP UNIT */
  2385. memset(&c, 0, sizeof(c));
  2386. c.common.opcode = nvme_cmd_flush;
  2387. c.common.nsid = cpu_to_le32(ns->ns_id);
  2388. nvmeq = get_nvmeq(ns->dev);
  2389. put_nvmeq(nvmeq);
  2390. nvme_sc = nvme_submit_sync_cmd(nvmeq, &c, NULL, NVME_IO_TIMEOUT);
  2391. res = nvme_trans_status_code(hdr, nvme_sc);
  2392. if (res)
  2393. goto out;
  2394. if (nvme_sc) {
  2395. res = nvme_sc;
  2396. goto out;
  2397. }
  2398. }
  2399. /* Setup the expected power state transition */
  2400. res = nvme_trans_power_state(ns, hdr, pc, pcmod, start);
  2401. }
  2402. out:
  2403. return res;
  2404. }
  2405. static int nvme_trans_synchronize_cache(struct nvme_ns *ns,
  2406. struct sg_io_hdr *hdr, u8 *cmd)
  2407. {
  2408. int res = SNTI_TRANSLATION_SUCCESS;
  2409. int nvme_sc;
  2410. struct nvme_command c;
  2411. struct nvme_queue *nvmeq;
  2412. memset(&c, 0, sizeof(c));
  2413. c.common.opcode = nvme_cmd_flush;
  2414. c.common.nsid = cpu_to_le32(ns->ns_id);
  2415. nvmeq = get_nvmeq(ns->dev);
  2416. put_nvmeq(nvmeq);
  2417. nvme_sc = nvme_submit_sync_cmd(nvmeq, &c, NULL, NVME_IO_TIMEOUT);
  2418. res = nvme_trans_status_code(hdr, nvme_sc);
  2419. if (res)
  2420. goto out;
  2421. if (nvme_sc)
  2422. res = nvme_sc;
  2423. out:
  2424. return res;
  2425. }
  2426. static int nvme_trans_format_unit(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  2427. u8 *cmd)
  2428. {
  2429. int res = SNTI_TRANSLATION_SUCCESS;
  2430. u8 parm_hdr_len = 0;
  2431. u8 nvme_pf_code = 0;
  2432. u8 format_prot_info, long_list, format_data;
  2433. format_prot_info = GET_U8_FROM_CDB(cmd,
  2434. FORMAT_UNIT_CDB_FORMAT_PROT_INFO_OFFSET);
  2435. long_list = GET_U8_FROM_CDB(cmd, FORMAT_UNIT_CDB_LONG_LIST_OFFSET);
  2436. format_data = GET_U8_FROM_CDB(cmd, FORMAT_UNIT_CDB_FORMAT_DATA_OFFSET);
  2437. format_prot_info = (format_prot_info &
  2438. FORMAT_UNIT_CDB_FORMAT_PROT_INFO_MASK) >>
  2439. FORMAT_UNIT_CDB_FORMAT_PROT_INFO_SHIFT;
  2440. long_list &= FORMAT_UNIT_CDB_LONG_LIST_MASK;
  2441. format_data &= FORMAT_UNIT_CDB_FORMAT_DATA_MASK;
  2442. if (format_data != 0) {
  2443. if (format_prot_info != 0) {
  2444. if (long_list == 0)
  2445. parm_hdr_len = FORMAT_UNIT_SHORT_PARM_LIST_LEN;
  2446. else
  2447. parm_hdr_len = FORMAT_UNIT_LONG_PARM_LIST_LEN;
  2448. }
  2449. } else if (format_data == 0 && format_prot_info != 0) {
  2450. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  2451. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  2452. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2453. goto out;
  2454. }
  2455. /* Get parm header from data-in/out buffer */
  2456. /*
  2457. * According to the translation spec, the only fields in the parameter
  2458. * list we are concerned with are in the header. So allocate only that.
  2459. */
  2460. if (parm_hdr_len > 0) {
  2461. res = nvme_trans_fmt_get_parm_header(hdr, parm_hdr_len,
  2462. format_prot_info, &nvme_pf_code);
  2463. if (res != SNTI_TRANSLATION_SUCCESS)
  2464. goto out;
  2465. }
  2466. /* Attempt to activate any previously downloaded firmware image */
  2467. res = nvme_trans_send_fw_cmd(ns, hdr, nvme_admin_activate_fw, 0, 0, 0);
  2468. /* Determine Block size and count and send format command */
  2469. res = nvme_trans_fmt_set_blk_size_count(ns, hdr);
  2470. if (res != SNTI_TRANSLATION_SUCCESS)
  2471. goto out;
  2472. res = nvme_trans_fmt_send_cmd(ns, hdr, nvme_pf_code);
  2473. out:
  2474. return res;
  2475. }
  2476. static int nvme_trans_test_unit_ready(struct nvme_ns *ns,
  2477. struct sg_io_hdr *hdr,
  2478. u8 *cmd)
  2479. {
  2480. int res = SNTI_TRANSLATION_SUCCESS;
  2481. struct nvme_dev *dev = ns->dev;
  2482. if (!(readl(&dev->bar->csts) & NVME_CSTS_RDY))
  2483. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  2484. NOT_READY, SCSI_ASC_LUN_NOT_READY,
  2485. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2486. else
  2487. res = nvme_trans_completion(hdr, SAM_STAT_GOOD, NO_SENSE, 0, 0);
  2488. return res;
  2489. }
  2490. static int nvme_trans_write_buffer(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  2491. u8 *cmd)
  2492. {
  2493. int res = SNTI_TRANSLATION_SUCCESS;
  2494. u32 buffer_offset, parm_list_length;
  2495. u8 buffer_id, mode;
  2496. parm_list_length =
  2497. GET_U24_FROM_CDB(cmd, WRITE_BUFFER_CDB_PARM_LIST_LENGTH_OFFSET);
  2498. if (parm_list_length % BYTES_TO_DWORDS != 0) {
  2499. /* NVMe expects Firmware file to be a whole number of DWORDS */
  2500. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  2501. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  2502. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2503. goto out;
  2504. }
  2505. buffer_id = GET_U8_FROM_CDB(cmd, WRITE_BUFFER_CDB_BUFFER_ID_OFFSET);
  2506. if (buffer_id > NVME_MAX_FIRMWARE_SLOT) {
  2507. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  2508. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  2509. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2510. goto out;
  2511. }
  2512. mode = GET_U8_FROM_CDB(cmd, WRITE_BUFFER_CDB_MODE_OFFSET) &
  2513. WRITE_BUFFER_CDB_MODE_MASK;
  2514. buffer_offset =
  2515. GET_U24_FROM_CDB(cmd, WRITE_BUFFER_CDB_BUFFER_OFFSET_OFFSET);
  2516. switch (mode) {
  2517. case DOWNLOAD_SAVE_ACTIVATE:
  2518. res = nvme_trans_send_fw_cmd(ns, hdr, nvme_admin_download_fw,
  2519. parm_list_length, buffer_offset,
  2520. buffer_id);
  2521. if (res != SNTI_TRANSLATION_SUCCESS)
  2522. goto out;
  2523. res = nvme_trans_send_fw_cmd(ns, hdr, nvme_admin_activate_fw,
  2524. parm_list_length, buffer_offset,
  2525. buffer_id);
  2526. break;
  2527. case DOWNLOAD_SAVE_DEFER_ACTIVATE:
  2528. res = nvme_trans_send_fw_cmd(ns, hdr, nvme_admin_download_fw,
  2529. parm_list_length, buffer_offset,
  2530. buffer_id);
  2531. break;
  2532. case ACTIVATE_DEFERRED_MICROCODE:
  2533. res = nvme_trans_send_fw_cmd(ns, hdr, nvme_admin_activate_fw,
  2534. parm_list_length, buffer_offset,
  2535. buffer_id);
  2536. break;
  2537. default:
  2538. res = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  2539. ILLEGAL_REQUEST, SCSI_ASC_INVALID_CDB,
  2540. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2541. break;
  2542. }
  2543. out:
  2544. return res;
  2545. }
  2546. struct scsi_unmap_blk_desc {
  2547. __be64 slba;
  2548. __be32 nlb;
  2549. u32 resv;
  2550. };
  2551. struct scsi_unmap_parm_list {
  2552. __be16 unmap_data_len;
  2553. __be16 unmap_blk_desc_data_len;
  2554. u32 resv;
  2555. struct scsi_unmap_blk_desc desc[0];
  2556. };
  2557. static int nvme_trans_unmap(struct nvme_ns *ns, struct sg_io_hdr *hdr,
  2558. u8 *cmd)
  2559. {
  2560. struct nvme_dev *dev = ns->dev;
  2561. struct scsi_unmap_parm_list *plist;
  2562. struct nvme_dsm_range *range;
  2563. struct nvme_queue *nvmeq;
  2564. struct nvme_command c;
  2565. int i, nvme_sc, res = -ENOMEM;
  2566. u16 ndesc, list_len;
  2567. dma_addr_t dma_addr;
  2568. list_len = GET_U16_FROM_CDB(cmd, UNMAP_CDB_PARAM_LIST_LENGTH_OFFSET);
  2569. if (!list_len)
  2570. return -EINVAL;
  2571. plist = kmalloc(list_len, GFP_KERNEL);
  2572. if (!plist)
  2573. return -ENOMEM;
  2574. res = nvme_trans_copy_from_user(hdr, plist, list_len);
  2575. if (res != SNTI_TRANSLATION_SUCCESS)
  2576. goto out;
  2577. ndesc = be16_to_cpu(plist->unmap_blk_desc_data_len) >> 4;
  2578. if (!ndesc || ndesc > 256) {
  2579. res = -EINVAL;
  2580. goto out;
  2581. }
  2582. range = dma_alloc_coherent(&dev->pci_dev->dev, ndesc * sizeof(*range),
  2583. &dma_addr, GFP_KERNEL);
  2584. if (!range)
  2585. goto out;
  2586. for (i = 0; i < ndesc; i++) {
  2587. range[i].nlb = cpu_to_le32(be32_to_cpu(plist->desc[i].nlb));
  2588. range[i].slba = cpu_to_le64(be64_to_cpu(plist->desc[i].slba));
  2589. range[i].cattr = 0;
  2590. }
  2591. memset(&c, 0, sizeof(c));
  2592. c.dsm.opcode = nvme_cmd_dsm;
  2593. c.dsm.nsid = cpu_to_le32(ns->ns_id);
  2594. c.dsm.prp1 = cpu_to_le64(dma_addr);
  2595. c.dsm.nr = cpu_to_le32(ndesc - 1);
  2596. c.dsm.attributes = cpu_to_le32(NVME_DSMGMT_AD);
  2597. nvmeq = get_nvmeq(dev);
  2598. put_nvmeq(nvmeq);
  2599. nvme_sc = nvme_submit_sync_cmd(nvmeq, &c, NULL, NVME_IO_TIMEOUT);
  2600. res = nvme_trans_status_code(hdr, nvme_sc);
  2601. dma_free_coherent(&dev->pci_dev->dev, ndesc * sizeof(*range),
  2602. range, dma_addr);
  2603. out:
  2604. kfree(plist);
  2605. return res;
  2606. }
  2607. static int nvme_scsi_translate(struct nvme_ns *ns, struct sg_io_hdr *hdr)
  2608. {
  2609. u8 cmd[BLK_MAX_CDB];
  2610. int retcode;
  2611. unsigned int opcode;
  2612. if (hdr->cmdp == NULL)
  2613. return -EMSGSIZE;
  2614. if (copy_from_user(cmd, hdr->cmdp, hdr->cmd_len))
  2615. return -EFAULT;
  2616. opcode = cmd[0];
  2617. switch (opcode) {
  2618. case READ_6:
  2619. case READ_10:
  2620. case READ_12:
  2621. case READ_16:
  2622. retcode = nvme_trans_io(ns, hdr, 0, cmd);
  2623. break;
  2624. case WRITE_6:
  2625. case WRITE_10:
  2626. case WRITE_12:
  2627. case WRITE_16:
  2628. retcode = nvme_trans_io(ns, hdr, 1, cmd);
  2629. break;
  2630. case INQUIRY:
  2631. retcode = nvme_trans_inquiry(ns, hdr, cmd);
  2632. break;
  2633. case LOG_SENSE:
  2634. retcode = nvme_trans_log_sense(ns, hdr, cmd);
  2635. break;
  2636. case MODE_SELECT:
  2637. case MODE_SELECT_10:
  2638. retcode = nvme_trans_mode_select(ns, hdr, cmd);
  2639. break;
  2640. case MODE_SENSE:
  2641. case MODE_SENSE_10:
  2642. retcode = nvme_trans_mode_sense(ns, hdr, cmd);
  2643. break;
  2644. case READ_CAPACITY:
  2645. retcode = nvme_trans_read_capacity(ns, hdr, cmd);
  2646. break;
  2647. case SERVICE_ACTION_IN:
  2648. if (IS_READ_CAP_16(cmd))
  2649. retcode = nvme_trans_read_capacity(ns, hdr, cmd);
  2650. else
  2651. goto out;
  2652. break;
  2653. case REPORT_LUNS:
  2654. retcode = nvme_trans_report_luns(ns, hdr, cmd);
  2655. break;
  2656. case REQUEST_SENSE:
  2657. retcode = nvme_trans_request_sense(ns, hdr, cmd);
  2658. break;
  2659. case SECURITY_PROTOCOL_IN:
  2660. case SECURITY_PROTOCOL_OUT:
  2661. retcode = nvme_trans_security_protocol(ns, hdr, cmd);
  2662. break;
  2663. case START_STOP:
  2664. retcode = nvme_trans_start_stop(ns, hdr, cmd);
  2665. break;
  2666. case SYNCHRONIZE_CACHE:
  2667. retcode = nvme_trans_synchronize_cache(ns, hdr, cmd);
  2668. break;
  2669. case FORMAT_UNIT:
  2670. retcode = nvme_trans_format_unit(ns, hdr, cmd);
  2671. break;
  2672. case TEST_UNIT_READY:
  2673. retcode = nvme_trans_test_unit_ready(ns, hdr, cmd);
  2674. break;
  2675. case WRITE_BUFFER:
  2676. retcode = nvme_trans_write_buffer(ns, hdr, cmd);
  2677. break;
  2678. case UNMAP:
  2679. retcode = nvme_trans_unmap(ns, hdr, cmd);
  2680. break;
  2681. default:
  2682. out:
  2683. retcode = nvme_trans_completion(hdr, SAM_STAT_CHECK_CONDITION,
  2684. ILLEGAL_REQUEST, SCSI_ASC_ILLEGAL_COMMAND,
  2685. SCSI_ASCQ_CAUSE_NOT_REPORTABLE);
  2686. break;
  2687. }
  2688. return retcode;
  2689. }
  2690. int nvme_sg_io(struct nvme_ns *ns, struct sg_io_hdr __user *u_hdr)
  2691. {
  2692. struct sg_io_hdr hdr;
  2693. int retcode;
  2694. if (!capable(CAP_SYS_ADMIN))
  2695. return -EACCES;
  2696. if (copy_from_user(&hdr, u_hdr, sizeof(hdr)))
  2697. return -EFAULT;
  2698. if (hdr.interface_id != 'S')
  2699. return -EINVAL;
  2700. if (hdr.cmd_len > BLK_MAX_CDB)
  2701. return -EINVAL;
  2702. retcode = nvme_scsi_translate(ns, &hdr);
  2703. if (retcode < 0)
  2704. return retcode;
  2705. if (retcode > 0)
  2706. retcode = SNTI_TRANSLATION_SUCCESS;
  2707. if (copy_to_user(u_hdr, &hdr, sizeof(sg_io_hdr_t)) > 0)
  2708. return -EFAULT;
  2709. return retcode;
  2710. }
  2711. int nvme_sg_get_version_num(int __user *ip)
  2712. {
  2713. return put_user(sg_version_num, ip);
  2714. }