ioasic-irq.c 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. /*
  2. * DEC I/O ASIC interrupts.
  3. *
  4. * Copyright (c) 2002, 2003 Maciej W. Rozycki
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * as published by the Free Software Foundation; either version
  9. * 2 of the License, or (at your option) any later version.
  10. */
  11. #include <linux/init.h>
  12. #include <linux/irq.h>
  13. #include <linux/types.h>
  14. #include <asm/dec/ioasic.h>
  15. #include <asm/dec/ioasic_addrs.h>
  16. #include <asm/dec/ioasic_ints.h>
  17. static int ioasic_irq_base;
  18. static void unmask_ioasic_irq(struct irq_data *d)
  19. {
  20. u32 simr;
  21. simr = ioasic_read(IO_REG_SIMR);
  22. simr |= (1 << (d->irq - ioasic_irq_base));
  23. ioasic_write(IO_REG_SIMR, simr);
  24. }
  25. static void mask_ioasic_irq(struct irq_data *d)
  26. {
  27. u32 simr;
  28. simr = ioasic_read(IO_REG_SIMR);
  29. simr &= ~(1 << (d->irq - ioasic_irq_base));
  30. ioasic_write(IO_REG_SIMR, simr);
  31. }
  32. static void ack_ioasic_irq(struct irq_data *d)
  33. {
  34. mask_ioasic_irq(d);
  35. fast_iob();
  36. }
  37. static struct irq_chip ioasic_irq_type = {
  38. .name = "IO-ASIC",
  39. .irq_ack = ack_ioasic_irq,
  40. .irq_mask = mask_ioasic_irq,
  41. .irq_mask_ack = ack_ioasic_irq,
  42. .irq_unmask = unmask_ioasic_irq,
  43. };
  44. void clear_ioasic_dma_irq(unsigned int irq)
  45. {
  46. u32 sir;
  47. sir = ~(1 << (irq - ioasic_irq_base));
  48. ioasic_write(IO_REG_SIR, sir);
  49. }
  50. static struct irq_chip ioasic_dma_irq_type = {
  51. .name = "IO-ASIC-DMA",
  52. .irq_ack = ack_ioasic_irq,
  53. .irq_mask = mask_ioasic_irq,
  54. .irq_mask_ack = ack_ioasic_irq,
  55. .irq_unmask = unmask_ioasic_irq,
  56. };
  57. void __init init_ioasic_irqs(int base)
  58. {
  59. int i;
  60. /* Mask interrupts. */
  61. ioasic_write(IO_REG_SIMR, 0);
  62. fast_iob();
  63. for (i = base; i < base + IO_INR_DMA; i++)
  64. irq_set_chip_and_handler(i, &ioasic_irq_type,
  65. handle_level_irq);
  66. for (; i < base + IO_IRQ_LINES; i++)
  67. irq_set_chip(i, &ioasic_dma_irq_type);
  68. ioasic_irq_base = base;
  69. }