tegra.c 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127
  1. /*
  2. * NVIDIA Tegra SoC device tree board support
  3. *
  4. * Copyright (C) 2011, 2013, NVIDIA Corporation
  5. * Copyright (C) 2010 Secret Lab Technologies, Ltd.
  6. * Copyright (C) 2010 Google, Inc.
  7. *
  8. * This software is licensed under the terms of the GNU General Public
  9. * License version 2, as published by the Free Software Foundation, and
  10. * may be copied, distributed, and modified under those terms.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. */
  18. #include <linux/clocksource.h>
  19. #include <linux/kernel.h>
  20. #include <linux/init.h>
  21. #include <linux/platform_device.h>
  22. #include <linux/serial_8250.h>
  23. #include <linux/clk.h>
  24. #include <linux/dma-mapping.h>
  25. #include <linux/irqdomain.h>
  26. #include <linux/of.h>
  27. #include <linux/of_address.h>
  28. #include <linux/of_fdt.h>
  29. #include <linux/of_platform.h>
  30. #include <linux/pda_power.h>
  31. #include <linux/io.h>
  32. #include <linux/slab.h>
  33. #include <linux/sys_soc.h>
  34. #include <linux/usb/tegra_usb_phy.h>
  35. #include <linux/clk/tegra.h>
  36. #include <asm/mach-types.h>
  37. #include <asm/mach/arch.h>
  38. #include <asm/mach/time.h>
  39. #include <asm/setup.h>
  40. #include "board.h"
  41. #include "common.h"
  42. #include "fuse.h"
  43. #include "iomap.h"
  44. static void __init tegra_dt_init(void)
  45. {
  46. struct soc_device_attribute *soc_dev_attr;
  47. struct soc_device *soc_dev;
  48. struct device *parent = NULL;
  49. tegra_clocks_apply_init_table();
  50. soc_dev_attr = kzalloc(sizeof(*soc_dev_attr), GFP_KERNEL);
  51. if (!soc_dev_attr)
  52. goto out;
  53. soc_dev_attr->family = kasprintf(GFP_KERNEL, "Tegra");
  54. soc_dev_attr->revision = kasprintf(GFP_KERNEL, "%d", tegra_revision);
  55. soc_dev_attr->soc_id = kasprintf(GFP_KERNEL, "%d", tegra_chip_id);
  56. soc_dev = soc_device_register(soc_dev_attr);
  57. if (IS_ERR(soc_dev)) {
  58. kfree(soc_dev_attr->family);
  59. kfree(soc_dev_attr->revision);
  60. kfree(soc_dev_attr->soc_id);
  61. kfree(soc_dev_attr);
  62. goto out;
  63. }
  64. parent = soc_device_to_device(soc_dev);
  65. /*
  66. * Finished with the static registrations now; fill in the missing
  67. * devices
  68. */
  69. out:
  70. of_platform_populate(NULL, of_default_bus_match_table, NULL, parent);
  71. }
  72. static void __init paz00_init(void)
  73. {
  74. if (IS_ENABLED(CONFIG_ARCH_TEGRA_2x_SOC))
  75. tegra_paz00_wifikill_init();
  76. }
  77. static struct {
  78. char *machine;
  79. void (*init)(void);
  80. } board_init_funcs[] = {
  81. { "compal,paz00", paz00_init },
  82. };
  83. static void __init tegra_dt_init_late(void)
  84. {
  85. int i;
  86. tegra_init_late();
  87. for (i = 0; i < ARRAY_SIZE(board_init_funcs); i++) {
  88. if (of_machine_is_compatible(board_init_funcs[i].machine)) {
  89. board_init_funcs[i].init();
  90. break;
  91. }
  92. }
  93. }
  94. static const char * const tegra_dt_board_compat[] = {
  95. "nvidia,tegra114",
  96. "nvidia,tegra30",
  97. "nvidia,tegra20",
  98. NULL
  99. };
  100. DT_MACHINE_START(TEGRA_DT, "NVIDIA Tegra SoC (Flattened Device Tree)")
  101. .map_io = tegra_map_common_io,
  102. .smp = smp_ops(tegra_smp_ops),
  103. .init_early = tegra_init_early,
  104. .init_irq = tegra_dt_init_irq,
  105. .init_time = clocksource_of_init,
  106. .init_machine = tegra_dt_init,
  107. .init_late = tegra_dt_init_late,
  108. .restart = tegra_assert_system_reset,
  109. .dt_compat = tegra_dt_board_compat,
  110. MACHINE_END