serial.c 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /*
  2. * TI DaVinci serial driver
  3. *
  4. * Copyright (C) 2006 Texas Instruments.
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  19. *
  20. */
  21. #include <linux/kernel.h>
  22. #include <linux/init.h>
  23. #include <linux/serial_8250.h>
  24. #include <linux/serial_reg.h>
  25. #include <linux/platform_device.h>
  26. #include <linux/delay.h>
  27. #include <linux/clk.h>
  28. #include <linux/io.h>
  29. #include <mach/serial.h>
  30. #include <mach/cputype.h>
  31. static inline unsigned int serial_read_reg(struct plat_serial8250_port *up,
  32. int offset)
  33. {
  34. offset <<= up->regshift;
  35. WARN_ONCE(!up->membase, "unmapped read: uart[%d]\n", offset);
  36. return (unsigned int)__raw_readl(up->membase + offset);
  37. }
  38. static inline void serial_write_reg(struct plat_serial8250_port *p, int offset,
  39. int value)
  40. {
  41. offset <<= p->regshift;
  42. WARN_ONCE(!p->membase, "unmapped write: uart[%d]\n", offset);
  43. __raw_writel(value, p->membase + offset);
  44. }
  45. static void __init davinci_serial_reset(struct plat_serial8250_port *p)
  46. {
  47. unsigned int pwremu = 0;
  48. serial_write_reg(p, UART_IER, 0); /* disable all interrupts */
  49. /* reset both transmitter and receiver: bits 14,13 = UTRST, URRST */
  50. serial_write_reg(p, UART_DAVINCI_PWREMU, pwremu);
  51. mdelay(10);
  52. pwremu |= (0x3 << 13);
  53. pwremu |= 0x1;
  54. serial_write_reg(p, UART_DAVINCI_PWREMU, pwremu);
  55. if (cpu_is_davinci_dm646x())
  56. serial_write_reg(p, UART_DM646X_SCR,
  57. UART_DM646X_SCR_TX_WATERMARK);
  58. }
  59. int __init davinci_serial_init(struct platform_device *serial_dev)
  60. {
  61. int i, ret = 0;
  62. struct device *dev;
  63. struct plat_serial8250_port *p;
  64. struct clk *clk;
  65. /*
  66. * Make sure the serial ports are muxed on at this point.
  67. * You have to mux them off in device drivers later on if not needed.
  68. */
  69. for (i = 0; serial_dev[i].dev.platform_data != NULL; i++) {
  70. dev = &serial_dev[i].dev;
  71. p = dev->platform_data;
  72. ret = platform_device_register(&serial_dev[i]);
  73. if (ret)
  74. continue;
  75. clk = clk_get(dev, NULL);
  76. if (IS_ERR(clk)) {
  77. pr_err("%s:%d: failed to get UART%d clock\n",
  78. __func__, __LINE__, i);
  79. continue;
  80. }
  81. clk_prepare_enable(clk);
  82. p->uartclk = clk_get_rate(clk);
  83. if (!p->membase && p->mapbase) {
  84. p->membase = ioremap(p->mapbase, SZ_4K);
  85. if (p->membase)
  86. p->flags &= ~UPF_IOREMAP;
  87. else
  88. pr_err("uart regs ioremap failed\n");
  89. }
  90. if (p->membase && p->type != PORT_AR7)
  91. davinci_serial_reset(p);
  92. }
  93. return ret;
  94. }