imx6dl.dtsi 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990
  1. /*
  2. * Copyright 2013 Freescale Semiconductor, Inc.
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. *
  8. */
  9. #include "imx6dl-pinfunc.h"
  10. #include "imx6qdl.dtsi"
  11. / {
  12. cpus {
  13. #address-cells = <1>;
  14. #size-cells = <0>;
  15. cpu@0 {
  16. compatible = "arm,cortex-a9";
  17. device_type = "cpu";
  18. reg = <0>;
  19. next-level-cache = <&L2>;
  20. };
  21. cpu@1 {
  22. compatible = "arm,cortex-a9";
  23. device_type = "cpu";
  24. reg = <1>;
  25. next-level-cache = <&L2>;
  26. };
  27. };
  28. soc {
  29. ocram: sram@00900000 {
  30. compatible = "mmio-sram";
  31. reg = <0x00900000 0x20000>;
  32. clocks = <&clks 142>;
  33. };
  34. aips1: aips-bus@02000000 {
  35. iomuxc: iomuxc@020e0000 {
  36. compatible = "fsl,imx6dl-iomuxc";
  37. };
  38. pxp: pxp@020f0000 {
  39. reg = <0x020f0000 0x4000>;
  40. interrupts = <0 98 0x04>;
  41. };
  42. epdc: epdc@020f4000 {
  43. reg = <0x020f4000 0x4000>;
  44. interrupts = <0 97 0x04>;
  45. };
  46. lcdif: lcdif@020f8000 {
  47. reg = <0x020f8000 0x4000>;
  48. interrupts = <0 39 0x04>;
  49. };
  50. };
  51. aips2: aips-bus@02100000 {
  52. i2c4: i2c@021f8000 {
  53. #address-cells = <1>;
  54. #size-cells = <0>;
  55. compatible = "fsl,imx1-i2c";
  56. reg = <0x021f8000 0x4000>;
  57. interrupts = <0 35 0x04>;
  58. status = "disabled";
  59. };
  60. };
  61. };
  62. };
  63. &ldb {
  64. clocks = <&clks 33>, <&clks 34>,
  65. <&clks 39>, <&clks 40>,
  66. <&clks 135>, <&clks 136>;
  67. clock-names = "di0_pll", "di1_pll",
  68. "di0_sel", "di1_sel",
  69. "di0", "di1";
  70. lvds-channel@0 {
  71. crtcs = <&ipu1 0>, <&ipu1 1>;
  72. };
  73. lvds-channel@1 {
  74. crtcs = <&ipu1 0>, <&ipu1 1>;
  75. };
  76. };