sirf-uart.txt 1000 B

123456789101112131415161718192021222324252627282930313233
  1. * CSR SiRFprimaII/atlasVI Universal Synchronous Asynchronous Receiver/Transmitter *
  2. Required properties:
  3. - compatible : Should be "sirf,prima2-uart" or "sirf, prima2-usp-uart"
  4. - reg : Offset and length of the register set for the device
  5. - interrupts : Should contain uart interrupt
  6. - fifosize : Should define hardware rx/tx fifo size
  7. - clocks : Should contain uart clock number
  8. Optional properties:
  9. - sirf,uart-has-rtscts: we have hardware flow controller pins in hardware
  10. - rts-gpios: RTS pin for USP-based UART if sirf,uart-has-rtscts is true
  11. - cts-gpios: CTS pin for USP-based UART if sirf,uart-has-rtscts is true
  12. Example:
  13. uart0: uart@b0050000 {
  14. cell-index = <0>;
  15. compatible = "sirf,prima2-uart";
  16. reg = <0xb0050000 0x1000>;
  17. interrupts = <17>;
  18. fifosize = <128>;
  19. clocks = <&clks 13>;
  20. };
  21. On the board-specific dts, we can put rts-gpios and cts-gpios like
  22. usp@b0090000 {
  23. compatible = "sirf,prima2-usp-uart";
  24. sirf,uart-has-rtscts;
  25. rts-gpios = <&gpio 15 0>;
  26. cts-gpios = <&gpio 46 0>;
  27. };