langwell_udc.c 86 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467
  1. /*
  2. * Intel Langwell USB Device Controller driver
  3. * Copyright (C) 2008-2009, Intel Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms and conditions of the GNU General Public License,
  7. * version 2, as published by the Free Software Foundation.
  8. */
  9. /* #undef DEBUG */
  10. /* #undef VERBOSE_DEBUG */
  11. #include <linux/module.h>
  12. #include <linux/pci.h>
  13. #include <linux/dma-mapping.h>
  14. #include <linux/kernel.h>
  15. #include <linux/delay.h>
  16. #include <linux/ioport.h>
  17. #include <linux/sched.h>
  18. #include <linux/slab.h>
  19. #include <linux/errno.h>
  20. #include <linux/init.h>
  21. #include <linux/timer.h>
  22. #include <linux/list.h>
  23. #include <linux/interrupt.h>
  24. #include <linux/moduleparam.h>
  25. #include <linux/device.h>
  26. #include <linux/usb/ch9.h>
  27. #include <linux/usb/gadget.h>
  28. #include <linux/usb/otg.h>
  29. #include <linux/pm.h>
  30. #include <linux/io.h>
  31. #include <linux/irq.h>
  32. #include <asm/system.h>
  33. #include <asm/unaligned.h>
  34. #include "langwell_udc.h"
  35. #define DRIVER_DESC "Intel Langwell USB Device Controller driver"
  36. #define DRIVER_VERSION "16 May 2009"
  37. static const char driver_name[] = "langwell_udc";
  38. static const char driver_desc[] = DRIVER_DESC;
  39. /* for endpoint 0 operations */
  40. static const struct usb_endpoint_descriptor
  41. langwell_ep0_desc = {
  42. .bLength = USB_DT_ENDPOINT_SIZE,
  43. .bDescriptorType = USB_DT_ENDPOINT,
  44. .bEndpointAddress = 0,
  45. .bmAttributes = USB_ENDPOINT_XFER_CONTROL,
  46. .wMaxPacketSize = EP0_MAX_PKT_SIZE,
  47. };
  48. /*-------------------------------------------------------------------------*/
  49. /* debugging */
  50. #ifdef VERBOSE_DEBUG
  51. static inline void print_all_registers(struct langwell_udc *dev)
  52. {
  53. int i;
  54. /* Capability Registers */
  55. dev_dbg(&dev->pdev->dev,
  56. "Capability Registers (offset: 0x%04x, length: 0x%08x)\n",
  57. CAP_REG_OFFSET, (u32)sizeof(struct langwell_cap_regs));
  58. dev_dbg(&dev->pdev->dev, "caplength=0x%02x\n",
  59. readb(&dev->cap_regs->caplength));
  60. dev_dbg(&dev->pdev->dev, "hciversion=0x%04x\n",
  61. readw(&dev->cap_regs->hciversion));
  62. dev_dbg(&dev->pdev->dev, "hcsparams=0x%08x\n",
  63. readl(&dev->cap_regs->hcsparams));
  64. dev_dbg(&dev->pdev->dev, "hccparams=0x%08x\n",
  65. readl(&dev->cap_regs->hccparams));
  66. dev_dbg(&dev->pdev->dev, "dciversion=0x%04x\n",
  67. readw(&dev->cap_regs->dciversion));
  68. dev_dbg(&dev->pdev->dev, "dccparams=0x%08x\n",
  69. readl(&dev->cap_regs->dccparams));
  70. /* Operational Registers */
  71. dev_dbg(&dev->pdev->dev,
  72. "Operational Registers (offset: 0x%04x, length: 0x%08x)\n",
  73. OP_REG_OFFSET, (u32)sizeof(struct langwell_op_regs));
  74. dev_dbg(&dev->pdev->dev, "extsts=0x%08x\n",
  75. readl(&dev->op_regs->extsts));
  76. dev_dbg(&dev->pdev->dev, "extintr=0x%08x\n",
  77. readl(&dev->op_regs->extintr));
  78. dev_dbg(&dev->pdev->dev, "usbcmd=0x%08x\n",
  79. readl(&dev->op_regs->usbcmd));
  80. dev_dbg(&dev->pdev->dev, "usbsts=0x%08x\n",
  81. readl(&dev->op_regs->usbsts));
  82. dev_dbg(&dev->pdev->dev, "usbintr=0x%08x\n",
  83. readl(&dev->op_regs->usbintr));
  84. dev_dbg(&dev->pdev->dev, "frindex=0x%08x\n",
  85. readl(&dev->op_regs->frindex));
  86. dev_dbg(&dev->pdev->dev, "ctrldssegment=0x%08x\n",
  87. readl(&dev->op_regs->ctrldssegment));
  88. dev_dbg(&dev->pdev->dev, "deviceaddr=0x%08x\n",
  89. readl(&dev->op_regs->deviceaddr));
  90. dev_dbg(&dev->pdev->dev, "endpointlistaddr=0x%08x\n",
  91. readl(&dev->op_regs->endpointlistaddr));
  92. dev_dbg(&dev->pdev->dev, "ttctrl=0x%08x\n",
  93. readl(&dev->op_regs->ttctrl));
  94. dev_dbg(&dev->pdev->dev, "burstsize=0x%08x\n",
  95. readl(&dev->op_regs->burstsize));
  96. dev_dbg(&dev->pdev->dev, "txfilltuning=0x%08x\n",
  97. readl(&dev->op_regs->txfilltuning));
  98. dev_dbg(&dev->pdev->dev, "txttfilltuning=0x%08x\n",
  99. readl(&dev->op_regs->txttfilltuning));
  100. dev_dbg(&dev->pdev->dev, "ic_usb=0x%08x\n",
  101. readl(&dev->op_regs->ic_usb));
  102. dev_dbg(&dev->pdev->dev, "ulpi_viewport=0x%08x\n",
  103. readl(&dev->op_regs->ulpi_viewport));
  104. dev_dbg(&dev->pdev->dev, "configflag=0x%08x\n",
  105. readl(&dev->op_regs->configflag));
  106. dev_dbg(&dev->pdev->dev, "portsc1=0x%08x\n",
  107. readl(&dev->op_regs->portsc1));
  108. dev_dbg(&dev->pdev->dev, "devlc=0x%08x\n",
  109. readl(&dev->op_regs->devlc));
  110. dev_dbg(&dev->pdev->dev, "otgsc=0x%08x\n",
  111. readl(&dev->op_regs->otgsc));
  112. dev_dbg(&dev->pdev->dev, "usbmode=0x%08x\n",
  113. readl(&dev->op_regs->usbmode));
  114. dev_dbg(&dev->pdev->dev, "endptnak=0x%08x\n",
  115. readl(&dev->op_regs->endptnak));
  116. dev_dbg(&dev->pdev->dev, "endptnaken=0x%08x\n",
  117. readl(&dev->op_regs->endptnaken));
  118. dev_dbg(&dev->pdev->dev, "endptsetupstat=0x%08x\n",
  119. readl(&dev->op_regs->endptsetupstat));
  120. dev_dbg(&dev->pdev->dev, "endptprime=0x%08x\n",
  121. readl(&dev->op_regs->endptprime));
  122. dev_dbg(&dev->pdev->dev, "endptflush=0x%08x\n",
  123. readl(&dev->op_regs->endptflush));
  124. dev_dbg(&dev->pdev->dev, "endptstat=0x%08x\n",
  125. readl(&dev->op_regs->endptstat));
  126. dev_dbg(&dev->pdev->dev, "endptcomplete=0x%08x\n",
  127. readl(&dev->op_regs->endptcomplete));
  128. for (i = 0; i < dev->ep_max / 2; i++) {
  129. dev_dbg(&dev->pdev->dev, "endptctrl[%d]=0x%08x\n",
  130. i, readl(&dev->op_regs->endptctrl[i]));
  131. }
  132. }
  133. #else
  134. #define print_all_registers(dev) do { } while (0)
  135. #endif /* VERBOSE_DEBUG */
  136. /*-------------------------------------------------------------------------*/
  137. #define is_in(ep) (((ep)->ep_num == 0) ? ((ep)->dev->ep0_dir == \
  138. USB_DIR_IN) : (usb_endpoint_dir_in((ep)->desc)))
  139. #define DIR_STRING(ep) (is_in(ep) ? "in" : "out")
  140. static char *type_string(const struct usb_endpoint_descriptor *desc)
  141. {
  142. switch (usb_endpoint_type(desc)) {
  143. case USB_ENDPOINT_XFER_BULK:
  144. return "bulk";
  145. case USB_ENDPOINT_XFER_ISOC:
  146. return "iso";
  147. case USB_ENDPOINT_XFER_INT:
  148. return "int";
  149. };
  150. return "control";
  151. }
  152. /* configure endpoint control registers */
  153. static void ep_reset(struct langwell_ep *ep, unsigned char ep_num,
  154. unsigned char is_in, unsigned char ep_type)
  155. {
  156. struct langwell_udc *dev;
  157. u32 endptctrl;
  158. dev = ep->dev;
  159. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  160. endptctrl = readl(&dev->op_regs->endptctrl[ep_num]);
  161. if (is_in) { /* TX */
  162. if (ep_num)
  163. endptctrl |= EPCTRL_TXR;
  164. endptctrl |= EPCTRL_TXE;
  165. endptctrl |= ep_type << EPCTRL_TXT_SHIFT;
  166. } else { /* RX */
  167. if (ep_num)
  168. endptctrl |= EPCTRL_RXR;
  169. endptctrl |= EPCTRL_RXE;
  170. endptctrl |= ep_type << EPCTRL_RXT_SHIFT;
  171. }
  172. writel(endptctrl, &dev->op_regs->endptctrl[ep_num]);
  173. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  174. }
  175. /* reset ep0 dQH and endptctrl */
  176. static void ep0_reset(struct langwell_udc *dev)
  177. {
  178. struct langwell_ep *ep;
  179. int i;
  180. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  181. /* ep0 in and out */
  182. for (i = 0; i < 2; i++) {
  183. ep = &dev->ep[i];
  184. ep->dev = dev;
  185. /* ep0 dQH */
  186. ep->dqh = &dev->ep_dqh[i];
  187. /* configure ep0 endpoint capabilities in dQH */
  188. ep->dqh->dqh_ios = 1;
  189. ep->dqh->dqh_mpl = EP0_MAX_PKT_SIZE;
  190. /* enable ep0-in HW zero length termination select */
  191. if (is_in(ep))
  192. ep->dqh->dqh_zlt = 0;
  193. ep->dqh->dqh_mult = 0;
  194. ep->dqh->dtd_next = DTD_TERM;
  195. /* configure ep0 control registers */
  196. ep_reset(&dev->ep[0], 0, i, USB_ENDPOINT_XFER_CONTROL);
  197. }
  198. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  199. }
  200. /*-------------------------------------------------------------------------*/
  201. /* endpoints operations */
  202. /* configure endpoint, making it usable */
  203. static int langwell_ep_enable(struct usb_ep *_ep,
  204. const struct usb_endpoint_descriptor *desc)
  205. {
  206. struct langwell_udc *dev;
  207. struct langwell_ep *ep;
  208. u16 max = 0;
  209. unsigned long flags;
  210. int i, retval = 0;
  211. unsigned char zlt, ios = 0, mult = 0;
  212. ep = container_of(_ep, struct langwell_ep, ep);
  213. dev = ep->dev;
  214. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  215. if (!_ep || !desc || ep->desc
  216. || desc->bDescriptorType != USB_DT_ENDPOINT)
  217. return -EINVAL;
  218. if (!dev->driver || dev->gadget.speed == USB_SPEED_UNKNOWN)
  219. return -ESHUTDOWN;
  220. max = usb_endpoint_maxp(desc);
  221. /*
  222. * disable HW zero length termination select
  223. * driver handles zero length packet through req->req.zero
  224. */
  225. zlt = 1;
  226. /*
  227. * sanity check type, direction, address, and then
  228. * initialize the endpoint capabilities fields in dQH
  229. */
  230. switch (usb_endpoint_type(desc)) {
  231. case USB_ENDPOINT_XFER_CONTROL:
  232. ios = 1;
  233. break;
  234. case USB_ENDPOINT_XFER_BULK:
  235. if ((dev->gadget.speed == USB_SPEED_HIGH
  236. && max != 512)
  237. || (dev->gadget.speed == USB_SPEED_FULL
  238. && max > 64)) {
  239. goto done;
  240. }
  241. break;
  242. case USB_ENDPOINT_XFER_INT:
  243. if (strstr(ep->ep.name, "-iso")) /* bulk is ok */
  244. goto done;
  245. switch (dev->gadget.speed) {
  246. case USB_SPEED_HIGH:
  247. if (max <= 1024)
  248. break;
  249. case USB_SPEED_FULL:
  250. if (max <= 64)
  251. break;
  252. default:
  253. if (max <= 8)
  254. break;
  255. goto done;
  256. }
  257. break;
  258. case USB_ENDPOINT_XFER_ISOC:
  259. if (strstr(ep->ep.name, "-bulk")
  260. || strstr(ep->ep.name, "-int"))
  261. goto done;
  262. switch (dev->gadget.speed) {
  263. case USB_SPEED_HIGH:
  264. if (max <= 1024)
  265. break;
  266. case USB_SPEED_FULL:
  267. if (max <= 1023)
  268. break;
  269. default:
  270. goto done;
  271. }
  272. /*
  273. * FIXME:
  274. * calculate transactions needed for high bandwidth iso
  275. */
  276. mult = (unsigned char)(1 + ((max >> 11) & 0x03));
  277. max = max & 0x8ff; /* bit 0~10 */
  278. /* 3 transactions at most */
  279. if (mult > 3)
  280. goto done;
  281. break;
  282. default:
  283. goto done;
  284. }
  285. spin_lock_irqsave(&dev->lock, flags);
  286. ep->ep.maxpacket = max;
  287. ep->desc = desc;
  288. ep->stopped = 0;
  289. ep->ep_num = usb_endpoint_num(desc);
  290. /* ep_type */
  291. ep->ep_type = usb_endpoint_type(desc);
  292. /* configure endpoint control registers */
  293. ep_reset(ep, ep->ep_num, is_in(ep), ep->ep_type);
  294. /* configure endpoint capabilities in dQH */
  295. i = ep->ep_num * 2 + is_in(ep);
  296. ep->dqh = &dev->ep_dqh[i];
  297. ep->dqh->dqh_ios = ios;
  298. ep->dqh->dqh_mpl = cpu_to_le16(max);
  299. ep->dqh->dqh_zlt = zlt;
  300. ep->dqh->dqh_mult = mult;
  301. ep->dqh->dtd_next = DTD_TERM;
  302. dev_dbg(&dev->pdev->dev, "enabled %s (ep%d%s-%s), max %04x\n",
  303. _ep->name,
  304. ep->ep_num,
  305. DIR_STRING(ep),
  306. type_string(desc),
  307. max);
  308. spin_unlock_irqrestore(&dev->lock, flags);
  309. done:
  310. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  311. return retval;
  312. }
  313. /*-------------------------------------------------------------------------*/
  314. /* retire a request */
  315. static void done(struct langwell_ep *ep, struct langwell_request *req,
  316. int status)
  317. {
  318. struct langwell_udc *dev = ep->dev;
  319. unsigned stopped = ep->stopped;
  320. struct langwell_dtd *curr_dtd, *next_dtd;
  321. int i;
  322. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  323. /* remove the req from ep->queue */
  324. list_del_init(&req->queue);
  325. if (req->req.status == -EINPROGRESS)
  326. req->req.status = status;
  327. else
  328. status = req->req.status;
  329. /* free dTD for the request */
  330. next_dtd = req->head;
  331. for (i = 0; i < req->dtd_count; i++) {
  332. curr_dtd = next_dtd;
  333. if (i != req->dtd_count - 1)
  334. next_dtd = curr_dtd->next_dtd_virt;
  335. dma_pool_free(dev->dtd_pool, curr_dtd, curr_dtd->dtd_dma);
  336. }
  337. if (req->mapped) {
  338. dma_unmap_single(&dev->pdev->dev,
  339. req->req.dma, req->req.length,
  340. is_in(ep) ? PCI_DMA_TODEVICE : PCI_DMA_FROMDEVICE);
  341. req->req.dma = DMA_ADDR_INVALID;
  342. req->mapped = 0;
  343. } else
  344. dma_sync_single_for_cpu(&dev->pdev->dev, req->req.dma,
  345. req->req.length,
  346. is_in(ep) ? DMA_TO_DEVICE : DMA_FROM_DEVICE);
  347. if (status != -ESHUTDOWN)
  348. dev_dbg(&dev->pdev->dev,
  349. "complete %s, req %p, stat %d, len %u/%u\n",
  350. ep->ep.name, &req->req, status,
  351. req->req.actual, req->req.length);
  352. /* don't modify queue heads during completion callback */
  353. ep->stopped = 1;
  354. spin_unlock(&dev->lock);
  355. /* complete routine from gadget driver */
  356. if (req->req.complete)
  357. req->req.complete(&ep->ep, &req->req);
  358. spin_lock(&dev->lock);
  359. ep->stopped = stopped;
  360. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  361. }
  362. static void langwell_ep_fifo_flush(struct usb_ep *_ep);
  363. /* delete all endpoint requests, called with spinlock held */
  364. static void nuke(struct langwell_ep *ep, int status)
  365. {
  366. /* called with spinlock held */
  367. ep->stopped = 1;
  368. /* endpoint fifo flush */
  369. if (&ep->ep && ep->desc)
  370. langwell_ep_fifo_flush(&ep->ep);
  371. while (!list_empty(&ep->queue)) {
  372. struct langwell_request *req = NULL;
  373. req = list_entry(ep->queue.next, struct langwell_request,
  374. queue);
  375. done(ep, req, status);
  376. }
  377. }
  378. /*-------------------------------------------------------------------------*/
  379. /* endpoint is no longer usable */
  380. static int langwell_ep_disable(struct usb_ep *_ep)
  381. {
  382. struct langwell_ep *ep;
  383. unsigned long flags;
  384. struct langwell_udc *dev;
  385. int ep_num;
  386. u32 endptctrl;
  387. ep = container_of(_ep, struct langwell_ep, ep);
  388. dev = ep->dev;
  389. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  390. if (!_ep || !ep->desc)
  391. return -EINVAL;
  392. spin_lock_irqsave(&dev->lock, flags);
  393. /* disable endpoint control register */
  394. ep_num = ep->ep_num;
  395. endptctrl = readl(&dev->op_regs->endptctrl[ep_num]);
  396. if (is_in(ep))
  397. endptctrl &= ~EPCTRL_TXE;
  398. else
  399. endptctrl &= ~EPCTRL_RXE;
  400. writel(endptctrl, &dev->op_regs->endptctrl[ep_num]);
  401. /* nuke all pending requests (does flush) */
  402. nuke(ep, -ESHUTDOWN);
  403. ep->desc = NULL;
  404. ep->stopped = 1;
  405. spin_unlock_irqrestore(&dev->lock, flags);
  406. dev_dbg(&dev->pdev->dev, "disabled %s\n", _ep->name);
  407. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  408. return 0;
  409. }
  410. /* allocate a request object to use with this endpoint */
  411. static struct usb_request *langwell_alloc_request(struct usb_ep *_ep,
  412. gfp_t gfp_flags)
  413. {
  414. struct langwell_ep *ep;
  415. struct langwell_udc *dev;
  416. struct langwell_request *req = NULL;
  417. if (!_ep)
  418. return NULL;
  419. ep = container_of(_ep, struct langwell_ep, ep);
  420. dev = ep->dev;
  421. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  422. req = kzalloc(sizeof(*req), gfp_flags);
  423. if (!req)
  424. return NULL;
  425. req->req.dma = DMA_ADDR_INVALID;
  426. INIT_LIST_HEAD(&req->queue);
  427. dev_vdbg(&dev->pdev->dev, "alloc request for %s\n", _ep->name);
  428. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  429. return &req->req;
  430. }
  431. /* free a request object */
  432. static void langwell_free_request(struct usb_ep *_ep,
  433. struct usb_request *_req)
  434. {
  435. struct langwell_ep *ep;
  436. struct langwell_udc *dev;
  437. struct langwell_request *req = NULL;
  438. ep = container_of(_ep, struct langwell_ep, ep);
  439. dev = ep->dev;
  440. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  441. if (!_ep || !_req)
  442. return;
  443. req = container_of(_req, struct langwell_request, req);
  444. WARN_ON(!list_empty(&req->queue));
  445. if (_req)
  446. kfree(req);
  447. dev_vdbg(&dev->pdev->dev, "free request for %s\n", _ep->name);
  448. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  449. }
  450. /*-------------------------------------------------------------------------*/
  451. /* queue dTD and PRIME endpoint */
  452. static int queue_dtd(struct langwell_ep *ep, struct langwell_request *req)
  453. {
  454. u32 bit_mask, usbcmd, endptstat, dtd_dma;
  455. u8 dtd_status;
  456. int i;
  457. struct langwell_dqh *dqh;
  458. struct langwell_udc *dev;
  459. dev = ep->dev;
  460. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  461. i = ep->ep_num * 2 + is_in(ep);
  462. dqh = &dev->ep_dqh[i];
  463. if (ep->ep_num)
  464. dev_vdbg(&dev->pdev->dev, "%s\n", ep->name);
  465. else
  466. /* ep0 */
  467. dev_vdbg(&dev->pdev->dev, "%s-%s\n", ep->name, DIR_STRING(ep));
  468. dev_vdbg(&dev->pdev->dev, "ep_dqh[%d] addr: 0x%p\n",
  469. i, &(dev->ep_dqh[i]));
  470. bit_mask = is_in(ep) ?
  471. (1 << (ep->ep_num + 16)) : (1 << (ep->ep_num));
  472. dev_vdbg(&dev->pdev->dev, "bit_mask = 0x%08x\n", bit_mask);
  473. /* check if the pipe is empty */
  474. if (!(list_empty(&ep->queue))) {
  475. /* add dTD to the end of linked list */
  476. struct langwell_request *lastreq;
  477. lastreq = list_entry(ep->queue.prev,
  478. struct langwell_request, queue);
  479. lastreq->tail->dtd_next =
  480. cpu_to_le32(req->head->dtd_dma & DTD_NEXT_MASK);
  481. /* read prime bit, if 1 goto out */
  482. if (readl(&dev->op_regs->endptprime) & bit_mask)
  483. goto out;
  484. do {
  485. /* set ATDTW bit in USBCMD */
  486. usbcmd = readl(&dev->op_regs->usbcmd);
  487. writel(usbcmd | CMD_ATDTW, &dev->op_regs->usbcmd);
  488. /* read correct status bit */
  489. endptstat = readl(&dev->op_regs->endptstat) & bit_mask;
  490. } while (!(readl(&dev->op_regs->usbcmd) & CMD_ATDTW));
  491. /* write ATDTW bit to 0 */
  492. usbcmd = readl(&dev->op_regs->usbcmd);
  493. writel(usbcmd & ~CMD_ATDTW, &dev->op_regs->usbcmd);
  494. if (endptstat)
  495. goto out;
  496. }
  497. /* write dQH next pointer and terminate bit to 0 */
  498. dtd_dma = req->head->dtd_dma & DTD_NEXT_MASK;
  499. dqh->dtd_next = cpu_to_le32(dtd_dma);
  500. /* clear active and halt bit */
  501. dtd_status = (u8) ~(DTD_STS_ACTIVE | DTD_STS_HALTED);
  502. dqh->dtd_status &= dtd_status;
  503. dev_vdbg(&dev->pdev->dev, "dqh->dtd_status = 0x%x\n", dqh->dtd_status);
  504. /* ensure that updates to the dQH will occur before priming */
  505. wmb();
  506. /* write 1 to endptprime register to PRIME endpoint */
  507. bit_mask = is_in(ep) ? (1 << (ep->ep_num + 16)) : (1 << ep->ep_num);
  508. dev_vdbg(&dev->pdev->dev, "endprime bit_mask = 0x%08x\n", bit_mask);
  509. writel(bit_mask, &dev->op_regs->endptprime);
  510. out:
  511. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  512. return 0;
  513. }
  514. /* fill in the dTD structure to build a transfer descriptor */
  515. static struct langwell_dtd *build_dtd(struct langwell_request *req,
  516. unsigned *length, dma_addr_t *dma, int *is_last)
  517. {
  518. u32 buf_ptr;
  519. struct langwell_dtd *dtd;
  520. struct langwell_udc *dev;
  521. int i;
  522. dev = req->ep->dev;
  523. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  524. /* the maximum transfer length, up to 16k bytes */
  525. *length = min(req->req.length - req->req.actual,
  526. (unsigned)DTD_MAX_TRANSFER_LENGTH);
  527. /* create dTD dma_pool resource */
  528. dtd = dma_pool_alloc(dev->dtd_pool, GFP_KERNEL, dma);
  529. if (dtd == NULL)
  530. return dtd;
  531. dtd->dtd_dma = *dma;
  532. /* initialize buffer page pointers */
  533. buf_ptr = (u32)(req->req.dma + req->req.actual);
  534. for (i = 0; i < 5; i++)
  535. dtd->dtd_buf[i] = cpu_to_le32(buf_ptr + i * PAGE_SIZE);
  536. req->req.actual += *length;
  537. /* fill in total bytes with transfer size */
  538. dtd->dtd_total = cpu_to_le16(*length);
  539. dev_vdbg(&dev->pdev->dev, "dtd->dtd_total = %d\n", dtd->dtd_total);
  540. /* set is_last flag if req->req.zero is set or not */
  541. if (req->req.zero) {
  542. if (*length == 0 || (*length % req->ep->ep.maxpacket) != 0)
  543. *is_last = 1;
  544. else
  545. *is_last = 0;
  546. } else if (req->req.length == req->req.actual) {
  547. *is_last = 1;
  548. } else
  549. *is_last = 0;
  550. if (*is_last == 0)
  551. dev_vdbg(&dev->pdev->dev, "multi-dtd request!\n");
  552. /* set interrupt on complete bit for the last dTD */
  553. if (*is_last && !req->req.no_interrupt)
  554. dtd->dtd_ioc = 1;
  555. /* set multiplier override 0 for non-ISO and non-TX endpoint */
  556. dtd->dtd_multo = 0;
  557. /* set the active bit of status field to 1 */
  558. dtd->dtd_status = DTD_STS_ACTIVE;
  559. dev_vdbg(&dev->pdev->dev, "dtd->dtd_status = 0x%02x\n",
  560. dtd->dtd_status);
  561. dev_vdbg(&dev->pdev->dev, "length = %d, dma addr= 0x%08x\n",
  562. *length, (int)*dma);
  563. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  564. return dtd;
  565. }
  566. /* generate dTD linked list for a request */
  567. static int req_to_dtd(struct langwell_request *req)
  568. {
  569. unsigned count;
  570. int is_last, is_first = 1;
  571. struct langwell_dtd *dtd, *last_dtd = NULL;
  572. struct langwell_udc *dev;
  573. dma_addr_t dma;
  574. dev = req->ep->dev;
  575. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  576. do {
  577. dtd = build_dtd(req, &count, &dma, &is_last);
  578. if (dtd == NULL)
  579. return -ENOMEM;
  580. if (is_first) {
  581. is_first = 0;
  582. req->head = dtd;
  583. } else {
  584. last_dtd->dtd_next = cpu_to_le32(dma);
  585. last_dtd->next_dtd_virt = dtd;
  586. }
  587. last_dtd = dtd;
  588. req->dtd_count++;
  589. } while (!is_last);
  590. /* set terminate bit to 1 for the last dTD */
  591. dtd->dtd_next = DTD_TERM;
  592. req->tail = dtd;
  593. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  594. return 0;
  595. }
  596. /*-------------------------------------------------------------------------*/
  597. /* queue (submits) an I/O requests to an endpoint */
  598. static int langwell_ep_queue(struct usb_ep *_ep, struct usb_request *_req,
  599. gfp_t gfp_flags)
  600. {
  601. struct langwell_request *req;
  602. struct langwell_ep *ep;
  603. struct langwell_udc *dev;
  604. unsigned long flags;
  605. int is_iso = 0, zlflag = 0;
  606. /* always require a cpu-view buffer */
  607. req = container_of(_req, struct langwell_request, req);
  608. ep = container_of(_ep, struct langwell_ep, ep);
  609. if (!_req || !_req->complete || !_req->buf
  610. || !list_empty(&req->queue)) {
  611. return -EINVAL;
  612. }
  613. if (unlikely(!_ep || !ep->desc))
  614. return -EINVAL;
  615. dev = ep->dev;
  616. req->ep = ep;
  617. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  618. if (usb_endpoint_xfer_isoc(ep->desc)) {
  619. if (req->req.length > ep->ep.maxpacket)
  620. return -EMSGSIZE;
  621. is_iso = 1;
  622. }
  623. if (unlikely(!dev->driver || dev->gadget.speed == USB_SPEED_UNKNOWN))
  624. return -ESHUTDOWN;
  625. /* set up dma mapping in case the caller didn't */
  626. if (_req->dma == DMA_ADDR_INVALID) {
  627. /* WORKAROUND: WARN_ON(size == 0) */
  628. if (_req->length == 0) {
  629. dev_vdbg(&dev->pdev->dev, "req->length: 0->1\n");
  630. zlflag = 1;
  631. _req->length++;
  632. }
  633. _req->dma = dma_map_single(&dev->pdev->dev,
  634. _req->buf, _req->length,
  635. is_in(ep) ? DMA_TO_DEVICE : DMA_FROM_DEVICE);
  636. if (zlflag && (_req->length == 1)) {
  637. dev_vdbg(&dev->pdev->dev, "req->length: 1->0\n");
  638. zlflag = 0;
  639. _req->length = 0;
  640. }
  641. req->mapped = 1;
  642. dev_vdbg(&dev->pdev->dev, "req->mapped = 1\n");
  643. } else {
  644. dma_sync_single_for_device(&dev->pdev->dev,
  645. _req->dma, _req->length,
  646. is_in(ep) ? DMA_TO_DEVICE : DMA_FROM_DEVICE);
  647. req->mapped = 0;
  648. dev_vdbg(&dev->pdev->dev, "req->mapped = 0\n");
  649. }
  650. dev_dbg(&dev->pdev->dev,
  651. "%s queue req %p, len %u, buf %p, dma 0x%08x\n",
  652. _ep->name,
  653. _req, _req->length, _req->buf, (int)_req->dma);
  654. _req->status = -EINPROGRESS;
  655. _req->actual = 0;
  656. req->dtd_count = 0;
  657. spin_lock_irqsave(&dev->lock, flags);
  658. /* build and put dTDs to endpoint queue */
  659. if (!req_to_dtd(req)) {
  660. queue_dtd(ep, req);
  661. } else {
  662. spin_unlock_irqrestore(&dev->lock, flags);
  663. return -ENOMEM;
  664. }
  665. /* update ep0 state */
  666. if (ep->ep_num == 0)
  667. dev->ep0_state = DATA_STATE_XMIT;
  668. if (likely(req != NULL)) {
  669. list_add_tail(&req->queue, &ep->queue);
  670. dev_vdbg(&dev->pdev->dev, "list_add_tail()\n");
  671. }
  672. spin_unlock_irqrestore(&dev->lock, flags);
  673. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  674. return 0;
  675. }
  676. /* dequeue (cancels, unlinks) an I/O request from an endpoint */
  677. static int langwell_ep_dequeue(struct usb_ep *_ep, struct usb_request *_req)
  678. {
  679. struct langwell_ep *ep;
  680. struct langwell_udc *dev;
  681. struct langwell_request *req;
  682. unsigned long flags;
  683. int stopped, ep_num, retval = 0;
  684. u32 endptctrl;
  685. ep = container_of(_ep, struct langwell_ep, ep);
  686. dev = ep->dev;
  687. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  688. if (!_ep || !ep->desc || !_req)
  689. return -EINVAL;
  690. if (!dev->driver)
  691. return -ESHUTDOWN;
  692. spin_lock_irqsave(&dev->lock, flags);
  693. stopped = ep->stopped;
  694. /* quiesce dma while we patch the queue */
  695. ep->stopped = 1;
  696. ep_num = ep->ep_num;
  697. /* disable endpoint control register */
  698. endptctrl = readl(&dev->op_regs->endptctrl[ep_num]);
  699. if (is_in(ep))
  700. endptctrl &= ~EPCTRL_TXE;
  701. else
  702. endptctrl &= ~EPCTRL_RXE;
  703. writel(endptctrl, &dev->op_regs->endptctrl[ep_num]);
  704. /* make sure it's still queued on this endpoint */
  705. list_for_each_entry(req, &ep->queue, queue) {
  706. if (&req->req == _req)
  707. break;
  708. }
  709. if (&req->req != _req) {
  710. retval = -EINVAL;
  711. goto done;
  712. }
  713. /* queue head may be partially complete. */
  714. if (ep->queue.next == &req->queue) {
  715. dev_dbg(&dev->pdev->dev, "unlink (%s) dma\n", _ep->name);
  716. _req->status = -ECONNRESET;
  717. langwell_ep_fifo_flush(&ep->ep);
  718. /* not the last request in endpoint queue */
  719. if (likely(ep->queue.next == &req->queue)) {
  720. struct langwell_dqh *dqh;
  721. struct langwell_request *next_req;
  722. dqh = ep->dqh;
  723. next_req = list_entry(req->queue.next,
  724. struct langwell_request, queue);
  725. /* point the dQH to the first dTD of next request */
  726. writel((u32) next_req->head, &dqh->dqh_current);
  727. }
  728. } else {
  729. struct langwell_request *prev_req;
  730. prev_req = list_entry(req->queue.prev,
  731. struct langwell_request, queue);
  732. writel(readl(&req->tail->dtd_next),
  733. &prev_req->tail->dtd_next);
  734. }
  735. done(ep, req, -ECONNRESET);
  736. done:
  737. /* enable endpoint again */
  738. endptctrl = readl(&dev->op_regs->endptctrl[ep_num]);
  739. if (is_in(ep))
  740. endptctrl |= EPCTRL_TXE;
  741. else
  742. endptctrl |= EPCTRL_RXE;
  743. writel(endptctrl, &dev->op_regs->endptctrl[ep_num]);
  744. ep->stopped = stopped;
  745. spin_unlock_irqrestore(&dev->lock, flags);
  746. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  747. return retval;
  748. }
  749. /*-------------------------------------------------------------------------*/
  750. /* endpoint set/clear halt */
  751. static void ep_set_halt(struct langwell_ep *ep, int value)
  752. {
  753. u32 endptctrl = 0;
  754. int ep_num;
  755. struct langwell_udc *dev = ep->dev;
  756. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  757. ep_num = ep->ep_num;
  758. endptctrl = readl(&dev->op_regs->endptctrl[ep_num]);
  759. /* value: 1 - set halt, 0 - clear halt */
  760. if (value) {
  761. /* set the stall bit */
  762. if (is_in(ep))
  763. endptctrl |= EPCTRL_TXS;
  764. else
  765. endptctrl |= EPCTRL_RXS;
  766. } else {
  767. /* clear the stall bit and reset data toggle */
  768. if (is_in(ep)) {
  769. endptctrl &= ~EPCTRL_TXS;
  770. endptctrl |= EPCTRL_TXR;
  771. } else {
  772. endptctrl &= ~EPCTRL_RXS;
  773. endptctrl |= EPCTRL_RXR;
  774. }
  775. }
  776. writel(endptctrl, &dev->op_regs->endptctrl[ep_num]);
  777. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  778. }
  779. /* set the endpoint halt feature */
  780. static int langwell_ep_set_halt(struct usb_ep *_ep, int value)
  781. {
  782. struct langwell_ep *ep;
  783. struct langwell_udc *dev;
  784. unsigned long flags;
  785. int retval = 0;
  786. ep = container_of(_ep, struct langwell_ep, ep);
  787. dev = ep->dev;
  788. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  789. if (!_ep || !ep->desc)
  790. return -EINVAL;
  791. if (!dev->driver || dev->gadget.speed == USB_SPEED_UNKNOWN)
  792. return -ESHUTDOWN;
  793. if (usb_endpoint_xfer_isoc(ep->desc))
  794. return -EOPNOTSUPP;
  795. spin_lock_irqsave(&dev->lock, flags);
  796. /*
  797. * attempt to halt IN ep will fail if any transfer requests
  798. * are still queue
  799. */
  800. if (!list_empty(&ep->queue) && is_in(ep) && value) {
  801. /* IN endpoint FIFO holds bytes */
  802. dev_dbg(&dev->pdev->dev, "%s FIFO holds bytes\n", _ep->name);
  803. retval = -EAGAIN;
  804. goto done;
  805. }
  806. /* endpoint set/clear halt */
  807. if (ep->ep_num) {
  808. ep_set_halt(ep, value);
  809. } else { /* endpoint 0 */
  810. dev->ep0_state = WAIT_FOR_SETUP;
  811. dev->ep0_dir = USB_DIR_OUT;
  812. }
  813. done:
  814. spin_unlock_irqrestore(&dev->lock, flags);
  815. dev_dbg(&dev->pdev->dev, "%s %s halt\n",
  816. _ep->name, value ? "set" : "clear");
  817. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  818. return retval;
  819. }
  820. /* set the halt feature and ignores clear requests */
  821. static int langwell_ep_set_wedge(struct usb_ep *_ep)
  822. {
  823. struct langwell_ep *ep;
  824. struct langwell_udc *dev;
  825. ep = container_of(_ep, struct langwell_ep, ep);
  826. dev = ep->dev;
  827. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  828. if (!_ep || !ep->desc)
  829. return -EINVAL;
  830. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  831. return usb_ep_set_halt(_ep);
  832. }
  833. /* flush contents of a fifo */
  834. static void langwell_ep_fifo_flush(struct usb_ep *_ep)
  835. {
  836. struct langwell_ep *ep;
  837. struct langwell_udc *dev;
  838. u32 flush_bit;
  839. unsigned long timeout;
  840. ep = container_of(_ep, struct langwell_ep, ep);
  841. dev = ep->dev;
  842. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  843. if (!_ep || !ep->desc) {
  844. dev_vdbg(&dev->pdev->dev, "ep or ep->desc is NULL\n");
  845. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  846. return;
  847. }
  848. dev_vdbg(&dev->pdev->dev, "%s-%s fifo flush\n",
  849. _ep->name, DIR_STRING(ep));
  850. /* flush endpoint buffer */
  851. if (ep->ep_num == 0)
  852. flush_bit = (1 << 16) | 1;
  853. else if (is_in(ep))
  854. flush_bit = 1 << (ep->ep_num + 16); /* TX */
  855. else
  856. flush_bit = 1 << ep->ep_num; /* RX */
  857. /* wait until flush complete */
  858. timeout = jiffies + FLUSH_TIMEOUT;
  859. do {
  860. writel(flush_bit, &dev->op_regs->endptflush);
  861. while (readl(&dev->op_regs->endptflush)) {
  862. if (time_after(jiffies, timeout)) {
  863. dev_err(&dev->pdev->dev, "ep flush timeout\n");
  864. goto done;
  865. }
  866. cpu_relax();
  867. }
  868. } while (readl(&dev->op_regs->endptstat) & flush_bit);
  869. done:
  870. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  871. }
  872. /* endpoints operations structure */
  873. static const struct usb_ep_ops langwell_ep_ops = {
  874. /* configure endpoint, making it usable */
  875. .enable = langwell_ep_enable,
  876. /* endpoint is no longer usable */
  877. .disable = langwell_ep_disable,
  878. /* allocate a request object to use with this endpoint */
  879. .alloc_request = langwell_alloc_request,
  880. /* free a request object */
  881. .free_request = langwell_free_request,
  882. /* queue (submits) an I/O requests to an endpoint */
  883. .queue = langwell_ep_queue,
  884. /* dequeue (cancels, unlinks) an I/O request from an endpoint */
  885. .dequeue = langwell_ep_dequeue,
  886. /* set the endpoint halt feature */
  887. .set_halt = langwell_ep_set_halt,
  888. /* set the halt feature and ignores clear requests */
  889. .set_wedge = langwell_ep_set_wedge,
  890. /* flush contents of a fifo */
  891. .fifo_flush = langwell_ep_fifo_flush,
  892. };
  893. /*-------------------------------------------------------------------------*/
  894. /* device controller usb_gadget_ops structure */
  895. /* returns the current frame number */
  896. static int langwell_get_frame(struct usb_gadget *_gadget)
  897. {
  898. struct langwell_udc *dev;
  899. u16 retval;
  900. if (!_gadget)
  901. return -ENODEV;
  902. dev = container_of(_gadget, struct langwell_udc, gadget);
  903. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  904. retval = readl(&dev->op_regs->frindex) & FRINDEX_MASK;
  905. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  906. return retval;
  907. }
  908. /* enter or exit PHY low power state */
  909. static void langwell_phy_low_power(struct langwell_udc *dev, bool flag)
  910. {
  911. u32 devlc;
  912. u8 devlc_byte2;
  913. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  914. devlc = readl(&dev->op_regs->devlc);
  915. dev_vdbg(&dev->pdev->dev, "devlc = 0x%08x\n", devlc);
  916. if (flag)
  917. devlc |= LPM_PHCD;
  918. else
  919. devlc &= ~LPM_PHCD;
  920. /* FIXME: workaround for Langwell A1/A2/A3 sighting */
  921. devlc_byte2 = (devlc >> 16) & 0xff;
  922. writeb(devlc_byte2, (u8 *)&dev->op_regs->devlc + 2);
  923. devlc = readl(&dev->op_regs->devlc);
  924. dev_vdbg(&dev->pdev->dev,
  925. "%s PHY low power suspend, devlc = 0x%08x\n",
  926. flag ? "enter" : "exit", devlc);
  927. }
  928. /* tries to wake up the host connected to this gadget */
  929. static int langwell_wakeup(struct usb_gadget *_gadget)
  930. {
  931. struct langwell_udc *dev;
  932. u32 portsc1;
  933. unsigned long flags;
  934. if (!_gadget)
  935. return 0;
  936. dev = container_of(_gadget, struct langwell_udc, gadget);
  937. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  938. /* remote wakeup feature not enabled by host */
  939. if (!dev->remote_wakeup) {
  940. dev_info(&dev->pdev->dev, "remote wakeup is disabled\n");
  941. return -ENOTSUPP;
  942. }
  943. spin_lock_irqsave(&dev->lock, flags);
  944. portsc1 = readl(&dev->op_regs->portsc1);
  945. if (!(portsc1 & PORTS_SUSP)) {
  946. spin_unlock_irqrestore(&dev->lock, flags);
  947. return 0;
  948. }
  949. /* LPM L1 to L0 or legacy remote wakeup */
  950. if (dev->lpm && dev->lpm_state == LPM_L1)
  951. dev_info(&dev->pdev->dev, "LPM L1 to L0 remote wakeup\n");
  952. else
  953. dev_info(&dev->pdev->dev, "device remote wakeup\n");
  954. /* exit PHY low power suspend */
  955. if (dev->pdev->device != 0x0829)
  956. langwell_phy_low_power(dev, 0);
  957. /* force port resume */
  958. portsc1 |= PORTS_FPR;
  959. writel(portsc1, &dev->op_regs->portsc1);
  960. spin_unlock_irqrestore(&dev->lock, flags);
  961. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  962. return 0;
  963. }
  964. /* notify controller that VBUS is powered or not */
  965. static int langwell_vbus_session(struct usb_gadget *_gadget, int is_active)
  966. {
  967. struct langwell_udc *dev;
  968. unsigned long flags;
  969. u32 usbcmd;
  970. if (!_gadget)
  971. return -ENODEV;
  972. dev = container_of(_gadget, struct langwell_udc, gadget);
  973. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  974. spin_lock_irqsave(&dev->lock, flags);
  975. dev_vdbg(&dev->pdev->dev, "VBUS status: %s\n",
  976. is_active ? "on" : "off");
  977. dev->vbus_active = (is_active != 0);
  978. if (dev->driver && dev->softconnected && dev->vbus_active) {
  979. usbcmd = readl(&dev->op_regs->usbcmd);
  980. usbcmd |= CMD_RUNSTOP;
  981. writel(usbcmd, &dev->op_regs->usbcmd);
  982. } else {
  983. usbcmd = readl(&dev->op_regs->usbcmd);
  984. usbcmd &= ~CMD_RUNSTOP;
  985. writel(usbcmd, &dev->op_regs->usbcmd);
  986. }
  987. spin_unlock_irqrestore(&dev->lock, flags);
  988. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  989. return 0;
  990. }
  991. /* constrain controller's VBUS power usage */
  992. static int langwell_vbus_draw(struct usb_gadget *_gadget, unsigned mA)
  993. {
  994. struct langwell_udc *dev;
  995. if (!_gadget)
  996. return -ENODEV;
  997. dev = container_of(_gadget, struct langwell_udc, gadget);
  998. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  999. if (dev->transceiver) {
  1000. dev_vdbg(&dev->pdev->dev, "otg_set_power\n");
  1001. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1002. return otg_set_power(dev->transceiver, mA);
  1003. }
  1004. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1005. return -ENOTSUPP;
  1006. }
  1007. /* D+ pullup, software-controlled connect/disconnect to USB host */
  1008. static int langwell_pullup(struct usb_gadget *_gadget, int is_on)
  1009. {
  1010. struct langwell_udc *dev;
  1011. u32 usbcmd;
  1012. unsigned long flags;
  1013. if (!_gadget)
  1014. return -ENODEV;
  1015. dev = container_of(_gadget, struct langwell_udc, gadget);
  1016. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1017. spin_lock_irqsave(&dev->lock, flags);
  1018. dev->softconnected = (is_on != 0);
  1019. if (dev->driver && dev->softconnected && dev->vbus_active) {
  1020. usbcmd = readl(&dev->op_regs->usbcmd);
  1021. usbcmd |= CMD_RUNSTOP;
  1022. writel(usbcmd, &dev->op_regs->usbcmd);
  1023. } else {
  1024. usbcmd = readl(&dev->op_regs->usbcmd);
  1025. usbcmd &= ~CMD_RUNSTOP;
  1026. writel(usbcmd, &dev->op_regs->usbcmd);
  1027. }
  1028. spin_unlock_irqrestore(&dev->lock, flags);
  1029. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1030. return 0;
  1031. }
  1032. static int langwell_start(struct usb_gadget *g,
  1033. struct usb_gadget_driver *driver);
  1034. static int langwell_stop(struct usb_gadget *g,
  1035. struct usb_gadget_driver *driver);
  1036. /* device controller usb_gadget_ops structure */
  1037. static const struct usb_gadget_ops langwell_ops = {
  1038. /* returns the current frame number */
  1039. .get_frame = langwell_get_frame,
  1040. /* tries to wake up the host connected to this gadget */
  1041. .wakeup = langwell_wakeup,
  1042. /* set the device selfpowered feature, always selfpowered */
  1043. /* .set_selfpowered = langwell_set_selfpowered, */
  1044. /* notify controller that VBUS is powered or not */
  1045. .vbus_session = langwell_vbus_session,
  1046. /* constrain controller's VBUS power usage */
  1047. .vbus_draw = langwell_vbus_draw,
  1048. /* D+ pullup, software-controlled connect/disconnect to USB host */
  1049. .pullup = langwell_pullup,
  1050. .udc_start = langwell_start,
  1051. .udc_stop = langwell_stop,
  1052. };
  1053. /*-------------------------------------------------------------------------*/
  1054. /* device controller operations */
  1055. /* reset device controller */
  1056. static int langwell_udc_reset(struct langwell_udc *dev)
  1057. {
  1058. u32 usbcmd, usbmode, devlc, endpointlistaddr;
  1059. u8 devlc_byte0, devlc_byte2;
  1060. unsigned long timeout;
  1061. if (!dev)
  1062. return -EINVAL;
  1063. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1064. /* set controller to stop state */
  1065. usbcmd = readl(&dev->op_regs->usbcmd);
  1066. usbcmd &= ~CMD_RUNSTOP;
  1067. writel(usbcmd, &dev->op_regs->usbcmd);
  1068. /* reset device controller */
  1069. usbcmd = readl(&dev->op_regs->usbcmd);
  1070. usbcmd |= CMD_RST;
  1071. writel(usbcmd, &dev->op_regs->usbcmd);
  1072. /* wait for reset to complete */
  1073. timeout = jiffies + RESET_TIMEOUT;
  1074. while (readl(&dev->op_regs->usbcmd) & CMD_RST) {
  1075. if (time_after(jiffies, timeout)) {
  1076. dev_err(&dev->pdev->dev, "device reset timeout\n");
  1077. return -ETIMEDOUT;
  1078. }
  1079. cpu_relax();
  1080. }
  1081. /* set controller to device mode */
  1082. usbmode = readl(&dev->op_regs->usbmode);
  1083. usbmode |= MODE_DEVICE;
  1084. /* turn setup lockout off, require setup tripwire in usbcmd */
  1085. usbmode |= MODE_SLOM;
  1086. writel(usbmode, &dev->op_regs->usbmode);
  1087. usbmode = readl(&dev->op_regs->usbmode);
  1088. dev_vdbg(&dev->pdev->dev, "usbmode=0x%08x\n", usbmode);
  1089. /* Write-Clear setup status */
  1090. writel(0, &dev->op_regs->usbsts);
  1091. /* if support USB LPM, ACK all LPM token */
  1092. if (dev->lpm) {
  1093. devlc = readl(&dev->op_regs->devlc);
  1094. dev_vdbg(&dev->pdev->dev, "devlc = 0x%08x\n", devlc);
  1095. /* FIXME: workaround for Langwell A1/A2/A3 sighting */
  1096. devlc &= ~LPM_STL; /* don't STALL LPM token */
  1097. devlc &= ~LPM_NYT_ACK; /* ACK LPM token */
  1098. devlc_byte0 = devlc & 0xff;
  1099. devlc_byte2 = (devlc >> 16) & 0xff;
  1100. writeb(devlc_byte0, (u8 *)&dev->op_regs->devlc);
  1101. writeb(devlc_byte2, (u8 *)&dev->op_regs->devlc + 2);
  1102. devlc = readl(&dev->op_regs->devlc);
  1103. dev_vdbg(&dev->pdev->dev,
  1104. "ACK LPM token, devlc = 0x%08x\n", devlc);
  1105. }
  1106. /* fill endpointlistaddr register */
  1107. endpointlistaddr = dev->ep_dqh_dma;
  1108. endpointlistaddr &= ENDPOINTLISTADDR_MASK;
  1109. writel(endpointlistaddr, &dev->op_regs->endpointlistaddr);
  1110. dev_vdbg(&dev->pdev->dev,
  1111. "dQH base (vir: %p, phy: 0x%08x), endpointlistaddr=0x%08x\n",
  1112. dev->ep_dqh, endpointlistaddr,
  1113. readl(&dev->op_regs->endpointlistaddr));
  1114. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1115. return 0;
  1116. }
  1117. /* reinitialize device controller endpoints */
  1118. static int eps_reinit(struct langwell_udc *dev)
  1119. {
  1120. struct langwell_ep *ep;
  1121. char name[14];
  1122. int i;
  1123. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1124. /* initialize ep0 */
  1125. ep = &dev->ep[0];
  1126. ep->dev = dev;
  1127. strncpy(ep->name, "ep0", sizeof(ep->name));
  1128. ep->ep.name = ep->name;
  1129. ep->ep.ops = &langwell_ep_ops;
  1130. ep->stopped = 0;
  1131. ep->ep.maxpacket = EP0_MAX_PKT_SIZE;
  1132. ep->ep_num = 0;
  1133. ep->desc = &langwell_ep0_desc;
  1134. INIT_LIST_HEAD(&ep->queue);
  1135. ep->ep_type = USB_ENDPOINT_XFER_CONTROL;
  1136. /* initialize other endpoints */
  1137. for (i = 2; i < dev->ep_max; i++) {
  1138. ep = &dev->ep[i];
  1139. if (i % 2)
  1140. snprintf(name, sizeof(name), "ep%din", i / 2);
  1141. else
  1142. snprintf(name, sizeof(name), "ep%dout", i / 2);
  1143. ep->dev = dev;
  1144. strncpy(ep->name, name, sizeof(ep->name));
  1145. ep->ep.name = ep->name;
  1146. ep->ep.ops = &langwell_ep_ops;
  1147. ep->stopped = 0;
  1148. ep->ep.maxpacket = (unsigned short) ~0;
  1149. ep->ep_num = i / 2;
  1150. INIT_LIST_HEAD(&ep->queue);
  1151. list_add_tail(&ep->ep.ep_list, &dev->gadget.ep_list);
  1152. }
  1153. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1154. return 0;
  1155. }
  1156. /* enable interrupt and set controller to run state */
  1157. static void langwell_udc_start(struct langwell_udc *dev)
  1158. {
  1159. u32 usbintr, usbcmd;
  1160. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1161. /* enable interrupts */
  1162. usbintr = INTR_ULPIE /* ULPI */
  1163. | INTR_SLE /* suspend */
  1164. /* | INTR_SRE SOF received */
  1165. | INTR_URE /* USB reset */
  1166. | INTR_AAE /* async advance */
  1167. | INTR_SEE /* system error */
  1168. | INTR_FRE /* frame list rollover */
  1169. | INTR_PCE /* port change detect */
  1170. | INTR_UEE /* USB error interrupt */
  1171. | INTR_UE; /* USB interrupt */
  1172. writel(usbintr, &dev->op_regs->usbintr);
  1173. /* clear stopped bit */
  1174. dev->stopped = 0;
  1175. /* set controller to run */
  1176. usbcmd = readl(&dev->op_regs->usbcmd);
  1177. usbcmd |= CMD_RUNSTOP;
  1178. writel(usbcmd, &dev->op_regs->usbcmd);
  1179. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1180. }
  1181. /* disable interrupt and set controller to stop state */
  1182. static void langwell_udc_stop(struct langwell_udc *dev)
  1183. {
  1184. u32 usbcmd;
  1185. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1186. /* disable all interrupts */
  1187. writel(0, &dev->op_regs->usbintr);
  1188. /* set stopped bit */
  1189. dev->stopped = 1;
  1190. /* set controller to stop state */
  1191. usbcmd = readl(&dev->op_regs->usbcmd);
  1192. usbcmd &= ~CMD_RUNSTOP;
  1193. writel(usbcmd, &dev->op_regs->usbcmd);
  1194. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1195. }
  1196. /* stop all USB activities */
  1197. static void stop_activity(struct langwell_udc *dev,
  1198. struct usb_gadget_driver *driver)
  1199. {
  1200. struct langwell_ep *ep;
  1201. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1202. nuke(&dev->ep[0], -ESHUTDOWN);
  1203. list_for_each_entry(ep, &dev->gadget.ep_list, ep.ep_list) {
  1204. nuke(ep, -ESHUTDOWN);
  1205. }
  1206. /* report disconnect; the driver is already quiesced */
  1207. if (driver) {
  1208. spin_unlock(&dev->lock);
  1209. driver->disconnect(&dev->gadget);
  1210. spin_lock(&dev->lock);
  1211. }
  1212. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1213. }
  1214. /*-------------------------------------------------------------------------*/
  1215. /* device "function" sysfs attribute file */
  1216. static ssize_t show_function(struct device *_dev,
  1217. struct device_attribute *attr, char *buf)
  1218. {
  1219. struct langwell_udc *dev = dev_get_drvdata(_dev);
  1220. if (!dev->driver || !dev->driver->function
  1221. || strlen(dev->driver->function) > PAGE_SIZE)
  1222. return 0;
  1223. return scnprintf(buf, PAGE_SIZE, "%s\n", dev->driver->function);
  1224. }
  1225. static DEVICE_ATTR(function, S_IRUGO, show_function, NULL);
  1226. static inline enum usb_device_speed lpm_device_speed(u32 reg)
  1227. {
  1228. switch (LPM_PSPD(reg)) {
  1229. case LPM_SPEED_HIGH:
  1230. return USB_SPEED_HIGH;
  1231. case LPM_SPEED_FULL:
  1232. return USB_SPEED_FULL;
  1233. case LPM_SPEED_LOW:
  1234. return USB_SPEED_LOW;
  1235. default:
  1236. return USB_SPEED_UNKNOWN;
  1237. }
  1238. }
  1239. /* device "langwell_udc" sysfs attribute file */
  1240. static ssize_t show_langwell_udc(struct device *_dev,
  1241. struct device_attribute *attr, char *buf)
  1242. {
  1243. struct langwell_udc *dev = dev_get_drvdata(_dev);
  1244. struct langwell_request *req;
  1245. struct langwell_ep *ep = NULL;
  1246. char *next;
  1247. unsigned size;
  1248. unsigned t;
  1249. unsigned i;
  1250. unsigned long flags;
  1251. u32 tmp_reg;
  1252. next = buf;
  1253. size = PAGE_SIZE;
  1254. spin_lock_irqsave(&dev->lock, flags);
  1255. /* driver basic information */
  1256. t = scnprintf(next, size,
  1257. DRIVER_DESC "\n"
  1258. "%s version: %s\n"
  1259. "Gadget driver: %s\n\n",
  1260. driver_name, DRIVER_VERSION,
  1261. dev->driver ? dev->driver->driver.name : "(none)");
  1262. size -= t;
  1263. next += t;
  1264. /* device registers */
  1265. tmp_reg = readl(&dev->op_regs->usbcmd);
  1266. t = scnprintf(next, size,
  1267. "USBCMD reg:\n"
  1268. "SetupTW: %d\n"
  1269. "Run/Stop: %s\n\n",
  1270. (tmp_reg & CMD_SUTW) ? 1 : 0,
  1271. (tmp_reg & CMD_RUNSTOP) ? "Run" : "Stop");
  1272. size -= t;
  1273. next += t;
  1274. tmp_reg = readl(&dev->op_regs->usbsts);
  1275. t = scnprintf(next, size,
  1276. "USB Status Reg:\n"
  1277. "Device Suspend: %d\n"
  1278. "Reset Received: %d\n"
  1279. "System Error: %s\n"
  1280. "USB Error Interrupt: %s\n\n",
  1281. (tmp_reg & STS_SLI) ? 1 : 0,
  1282. (tmp_reg & STS_URI) ? 1 : 0,
  1283. (tmp_reg & STS_SEI) ? "Error" : "No error",
  1284. (tmp_reg & STS_UEI) ? "Error detected" : "No error");
  1285. size -= t;
  1286. next += t;
  1287. tmp_reg = readl(&dev->op_regs->usbintr);
  1288. t = scnprintf(next, size,
  1289. "USB Intrrupt Enable Reg:\n"
  1290. "Sleep Enable: %d\n"
  1291. "SOF Received Enable: %d\n"
  1292. "Reset Enable: %d\n"
  1293. "System Error Enable: %d\n"
  1294. "Port Change Dectected Enable: %d\n"
  1295. "USB Error Intr Enable: %d\n"
  1296. "USB Intr Enable: %d\n\n",
  1297. (tmp_reg & INTR_SLE) ? 1 : 0,
  1298. (tmp_reg & INTR_SRE) ? 1 : 0,
  1299. (tmp_reg & INTR_URE) ? 1 : 0,
  1300. (tmp_reg & INTR_SEE) ? 1 : 0,
  1301. (tmp_reg & INTR_PCE) ? 1 : 0,
  1302. (tmp_reg & INTR_UEE) ? 1 : 0,
  1303. (tmp_reg & INTR_UE) ? 1 : 0);
  1304. size -= t;
  1305. next += t;
  1306. tmp_reg = readl(&dev->op_regs->frindex);
  1307. t = scnprintf(next, size,
  1308. "USB Frame Index Reg:\n"
  1309. "Frame Number is 0x%08x\n\n",
  1310. (tmp_reg & FRINDEX_MASK));
  1311. size -= t;
  1312. next += t;
  1313. tmp_reg = readl(&dev->op_regs->deviceaddr);
  1314. t = scnprintf(next, size,
  1315. "USB Device Address Reg:\n"
  1316. "Device Addr is 0x%x\n\n",
  1317. USBADR(tmp_reg));
  1318. size -= t;
  1319. next += t;
  1320. tmp_reg = readl(&dev->op_regs->endpointlistaddr);
  1321. t = scnprintf(next, size,
  1322. "USB Endpoint List Address Reg:\n"
  1323. "Endpoint List Pointer is 0x%x\n\n",
  1324. EPBASE(tmp_reg));
  1325. size -= t;
  1326. next += t;
  1327. tmp_reg = readl(&dev->op_regs->portsc1);
  1328. t = scnprintf(next, size,
  1329. "USB Port Status & Control Reg:\n"
  1330. "Port Reset: %s\n"
  1331. "Port Suspend Mode: %s\n"
  1332. "Over-current Change: %s\n"
  1333. "Port Enable/Disable Change: %s\n"
  1334. "Port Enabled/Disabled: %s\n"
  1335. "Current Connect Status: %s\n"
  1336. "LPM Suspend Status: %s\n\n",
  1337. (tmp_reg & PORTS_PR) ? "Reset" : "Not Reset",
  1338. (tmp_reg & PORTS_SUSP) ? "Suspend " : "Not Suspend",
  1339. (tmp_reg & PORTS_OCC) ? "Detected" : "No",
  1340. (tmp_reg & PORTS_PEC) ? "Changed" : "Not Changed",
  1341. (tmp_reg & PORTS_PE) ? "Enable" : "Not Correct",
  1342. (tmp_reg & PORTS_CCS) ? "Attached" : "Not Attached",
  1343. (tmp_reg & PORTS_SLP) ? "LPM L1" : "LPM L0");
  1344. size -= t;
  1345. next += t;
  1346. tmp_reg = readl(&dev->op_regs->devlc);
  1347. t = scnprintf(next, size,
  1348. "Device LPM Control Reg:\n"
  1349. "Parallel Transceiver : %d\n"
  1350. "Serial Transceiver : %d\n"
  1351. "Port Speed: %s\n"
  1352. "Port Force Full Speed Connenct: %s\n"
  1353. "PHY Low Power Suspend Clock: %s\n"
  1354. "BmAttributes: %d\n\n",
  1355. LPM_PTS(tmp_reg),
  1356. (tmp_reg & LPM_STS) ? 1 : 0,
  1357. usb_speed_string(lpm_device_speed(tmp_reg)),
  1358. (tmp_reg & LPM_PFSC) ? "Force Full Speed" : "Not Force",
  1359. (tmp_reg & LPM_PHCD) ? "Disabled" : "Enabled",
  1360. LPM_BA(tmp_reg));
  1361. size -= t;
  1362. next += t;
  1363. tmp_reg = readl(&dev->op_regs->usbmode);
  1364. t = scnprintf(next, size,
  1365. "USB Mode Reg:\n"
  1366. "Controller Mode is : %s\n\n", ({
  1367. char *s;
  1368. switch (MODE_CM(tmp_reg)) {
  1369. case MODE_IDLE:
  1370. s = "Idle"; break;
  1371. case MODE_DEVICE:
  1372. s = "Device Controller"; break;
  1373. case MODE_HOST:
  1374. s = "Host Controller"; break;
  1375. default:
  1376. s = "None"; break;
  1377. }
  1378. s;
  1379. }));
  1380. size -= t;
  1381. next += t;
  1382. tmp_reg = readl(&dev->op_regs->endptsetupstat);
  1383. t = scnprintf(next, size,
  1384. "Endpoint Setup Status Reg:\n"
  1385. "SETUP on ep 0x%04x\n\n",
  1386. tmp_reg & SETUPSTAT_MASK);
  1387. size -= t;
  1388. next += t;
  1389. for (i = 0; i < dev->ep_max / 2; i++) {
  1390. tmp_reg = readl(&dev->op_regs->endptctrl[i]);
  1391. t = scnprintf(next, size, "EP Ctrl Reg [%d]: 0x%08x\n",
  1392. i, tmp_reg);
  1393. size -= t;
  1394. next += t;
  1395. }
  1396. tmp_reg = readl(&dev->op_regs->endptprime);
  1397. t = scnprintf(next, size, "EP Prime Reg: 0x%08x\n\n", tmp_reg);
  1398. size -= t;
  1399. next += t;
  1400. /* langwell_udc, langwell_ep, langwell_request structure information */
  1401. ep = &dev->ep[0];
  1402. t = scnprintf(next, size, "%s MaxPacketSize: 0x%x, ep_num: %d\n",
  1403. ep->ep.name, ep->ep.maxpacket, ep->ep_num);
  1404. size -= t;
  1405. next += t;
  1406. if (list_empty(&ep->queue)) {
  1407. t = scnprintf(next, size, "its req queue is empty\n\n");
  1408. size -= t;
  1409. next += t;
  1410. } else {
  1411. list_for_each_entry(req, &ep->queue, queue) {
  1412. t = scnprintf(next, size,
  1413. "req %p actual 0x%x length 0x%x buf %p\n",
  1414. &req->req, req->req.actual,
  1415. req->req.length, req->req.buf);
  1416. size -= t;
  1417. next += t;
  1418. }
  1419. }
  1420. /* other gadget->eplist ep */
  1421. list_for_each_entry(ep, &dev->gadget.ep_list, ep.ep_list) {
  1422. if (ep->desc) {
  1423. t = scnprintf(next, size,
  1424. "\n%s MaxPacketSize: 0x%x, "
  1425. "ep_num: %d\n",
  1426. ep->ep.name, ep->ep.maxpacket,
  1427. ep->ep_num);
  1428. size -= t;
  1429. next += t;
  1430. if (list_empty(&ep->queue)) {
  1431. t = scnprintf(next, size,
  1432. "its req queue is empty\n\n");
  1433. size -= t;
  1434. next += t;
  1435. } else {
  1436. list_for_each_entry(req, &ep->queue, queue) {
  1437. t = scnprintf(next, size,
  1438. "req %p actual 0x%x length "
  1439. "0x%x buf %p\n",
  1440. &req->req, req->req.actual,
  1441. req->req.length, req->req.buf);
  1442. size -= t;
  1443. next += t;
  1444. }
  1445. }
  1446. }
  1447. }
  1448. spin_unlock_irqrestore(&dev->lock, flags);
  1449. return PAGE_SIZE - size;
  1450. }
  1451. static DEVICE_ATTR(langwell_udc, S_IRUGO, show_langwell_udc, NULL);
  1452. /* device "remote_wakeup" sysfs attribute file */
  1453. static ssize_t store_remote_wakeup(struct device *_dev,
  1454. struct device_attribute *attr, const char *buf, size_t count)
  1455. {
  1456. struct langwell_udc *dev = dev_get_drvdata(_dev);
  1457. unsigned long flags;
  1458. ssize_t rc = count;
  1459. if (count > 2)
  1460. return -EINVAL;
  1461. if (count > 0 && buf[count-1] == '\n')
  1462. ((char *) buf)[count-1] = 0;
  1463. if (buf[0] != '1')
  1464. return -EINVAL;
  1465. /* force remote wakeup enabled in case gadget driver doesn't support */
  1466. spin_lock_irqsave(&dev->lock, flags);
  1467. dev->remote_wakeup = 1;
  1468. dev->dev_status |= (1 << USB_DEVICE_REMOTE_WAKEUP);
  1469. spin_unlock_irqrestore(&dev->lock, flags);
  1470. langwell_wakeup(&dev->gadget);
  1471. return rc;
  1472. }
  1473. static DEVICE_ATTR(remote_wakeup, S_IWUSR, NULL, store_remote_wakeup);
  1474. /*-------------------------------------------------------------------------*/
  1475. /*
  1476. * when a driver is successfully registered, it will receive
  1477. * control requests including set_configuration(), which enables
  1478. * non-control requests. then usb traffic follows until a
  1479. * disconnect is reported. then a host may connect again, or
  1480. * the driver might get unbound.
  1481. */
  1482. static int langwell_start(struct usb_gadget *g,
  1483. struct usb_gadget_driver *driver)
  1484. {
  1485. struct langwell_udc *dev = gadget_to_langwell(g);
  1486. unsigned long flags;
  1487. int retval;
  1488. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1489. spin_lock_irqsave(&dev->lock, flags);
  1490. /* hook up the driver ... */
  1491. driver->driver.bus = NULL;
  1492. dev->driver = driver;
  1493. dev->gadget.dev.driver = &driver->driver;
  1494. spin_unlock_irqrestore(&dev->lock, flags);
  1495. retval = device_create_file(&dev->pdev->dev, &dev_attr_function);
  1496. if (retval)
  1497. goto err;
  1498. dev->usb_state = USB_STATE_ATTACHED;
  1499. dev->ep0_state = WAIT_FOR_SETUP;
  1500. dev->ep0_dir = USB_DIR_OUT;
  1501. /* enable interrupt and set controller to run state */
  1502. if (dev->got_irq)
  1503. langwell_udc_start(dev);
  1504. dev_vdbg(&dev->pdev->dev,
  1505. "After langwell_udc_start(), print all registers:\n");
  1506. print_all_registers(dev);
  1507. dev_info(&dev->pdev->dev, "register driver: %s\n",
  1508. driver->driver.name);
  1509. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1510. return 0;
  1511. err:
  1512. dev->gadget.dev.driver = NULL;
  1513. dev->driver = NULL;
  1514. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1515. return retval;
  1516. }
  1517. /* unregister gadget driver */
  1518. static int langwell_stop(struct usb_gadget *g,
  1519. struct usb_gadget_driver *driver)
  1520. {
  1521. struct langwell_udc *dev = gadget_to_langwell(g);
  1522. unsigned long flags;
  1523. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1524. /* exit PHY low power suspend */
  1525. if (dev->pdev->device != 0x0829)
  1526. langwell_phy_low_power(dev, 0);
  1527. /* unbind OTG transceiver */
  1528. if (dev->transceiver)
  1529. (void)otg_set_peripheral(dev->transceiver, 0);
  1530. /* disable interrupt and set controller to stop state */
  1531. langwell_udc_stop(dev);
  1532. dev->usb_state = USB_STATE_ATTACHED;
  1533. dev->ep0_state = WAIT_FOR_SETUP;
  1534. dev->ep0_dir = USB_DIR_OUT;
  1535. spin_lock_irqsave(&dev->lock, flags);
  1536. /* stop all usb activities */
  1537. dev->gadget.speed = USB_SPEED_UNKNOWN;
  1538. stop_activity(dev, driver);
  1539. spin_unlock_irqrestore(&dev->lock, flags);
  1540. dev->gadget.dev.driver = NULL;
  1541. dev->driver = NULL;
  1542. device_remove_file(&dev->pdev->dev, &dev_attr_function);
  1543. dev_info(&dev->pdev->dev, "unregistered driver '%s'\n",
  1544. driver->driver.name);
  1545. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1546. return 0;
  1547. }
  1548. /*-------------------------------------------------------------------------*/
  1549. /*
  1550. * setup tripwire is used as a semaphore to ensure that the setup data
  1551. * payload is extracted from a dQH without being corrupted
  1552. */
  1553. static void setup_tripwire(struct langwell_udc *dev)
  1554. {
  1555. u32 usbcmd,
  1556. endptsetupstat;
  1557. unsigned long timeout;
  1558. struct langwell_dqh *dqh;
  1559. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1560. /* ep0 OUT dQH */
  1561. dqh = &dev->ep_dqh[EP_DIR_OUT];
  1562. /* Write-Clear endptsetupstat */
  1563. endptsetupstat = readl(&dev->op_regs->endptsetupstat);
  1564. writel(endptsetupstat, &dev->op_regs->endptsetupstat);
  1565. /* wait until endptsetupstat is cleared */
  1566. timeout = jiffies + SETUPSTAT_TIMEOUT;
  1567. while (readl(&dev->op_regs->endptsetupstat)) {
  1568. if (time_after(jiffies, timeout)) {
  1569. dev_err(&dev->pdev->dev, "setup_tripwire timeout\n");
  1570. break;
  1571. }
  1572. cpu_relax();
  1573. }
  1574. /* while a hazard exists when setup packet arrives */
  1575. do {
  1576. /* set setup tripwire bit */
  1577. usbcmd = readl(&dev->op_regs->usbcmd);
  1578. writel(usbcmd | CMD_SUTW, &dev->op_regs->usbcmd);
  1579. /* copy the setup packet to local buffer */
  1580. memcpy(&dev->local_setup_buff, &dqh->dqh_setup, 8);
  1581. } while (!(readl(&dev->op_regs->usbcmd) & CMD_SUTW));
  1582. /* Write-Clear setup tripwire bit */
  1583. usbcmd = readl(&dev->op_regs->usbcmd);
  1584. writel(usbcmd & ~CMD_SUTW, &dev->op_regs->usbcmd);
  1585. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1586. }
  1587. /* protocol ep0 stall, will automatically be cleared on new transaction */
  1588. static void ep0_stall(struct langwell_udc *dev)
  1589. {
  1590. u32 endptctrl;
  1591. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1592. /* set TX and RX to stall */
  1593. endptctrl = readl(&dev->op_regs->endptctrl[0]);
  1594. endptctrl |= EPCTRL_TXS | EPCTRL_RXS;
  1595. writel(endptctrl, &dev->op_regs->endptctrl[0]);
  1596. /* update ep0 state */
  1597. dev->ep0_state = WAIT_FOR_SETUP;
  1598. dev->ep0_dir = USB_DIR_OUT;
  1599. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1600. }
  1601. /* PRIME a status phase for ep0 */
  1602. static int prime_status_phase(struct langwell_udc *dev, int dir)
  1603. {
  1604. struct langwell_request *req;
  1605. struct langwell_ep *ep;
  1606. int status = 0;
  1607. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1608. if (dir == EP_DIR_IN)
  1609. dev->ep0_dir = USB_DIR_IN;
  1610. else
  1611. dev->ep0_dir = USB_DIR_OUT;
  1612. ep = &dev->ep[0];
  1613. dev->ep0_state = WAIT_FOR_OUT_STATUS;
  1614. req = dev->status_req;
  1615. req->ep = ep;
  1616. req->req.length = 0;
  1617. req->req.status = -EINPROGRESS;
  1618. req->req.actual = 0;
  1619. req->req.complete = NULL;
  1620. req->dtd_count = 0;
  1621. if (!req_to_dtd(req))
  1622. status = queue_dtd(ep, req);
  1623. else
  1624. return -ENOMEM;
  1625. if (status)
  1626. dev_err(&dev->pdev->dev, "can't queue ep0 status request\n");
  1627. list_add_tail(&req->queue, &ep->queue);
  1628. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1629. return status;
  1630. }
  1631. /* SET_ADDRESS request routine */
  1632. static void set_address(struct langwell_udc *dev, u16 value,
  1633. u16 index, u16 length)
  1634. {
  1635. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1636. /* save the new address to device struct */
  1637. dev->dev_addr = (u8) value;
  1638. dev_vdbg(&dev->pdev->dev, "dev->dev_addr = %d\n", dev->dev_addr);
  1639. /* update usb state */
  1640. dev->usb_state = USB_STATE_ADDRESS;
  1641. /* STATUS phase */
  1642. if (prime_status_phase(dev, EP_DIR_IN))
  1643. ep0_stall(dev);
  1644. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1645. }
  1646. /* return endpoint by windex */
  1647. static struct langwell_ep *get_ep_by_windex(struct langwell_udc *dev,
  1648. u16 wIndex)
  1649. {
  1650. struct langwell_ep *ep;
  1651. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1652. if ((wIndex & USB_ENDPOINT_NUMBER_MASK) == 0)
  1653. return &dev->ep[0];
  1654. list_for_each_entry(ep, &dev->gadget.ep_list, ep.ep_list) {
  1655. u8 bEndpointAddress;
  1656. if (!ep->desc)
  1657. continue;
  1658. bEndpointAddress = ep->desc->bEndpointAddress;
  1659. if ((wIndex ^ bEndpointAddress) & USB_DIR_IN)
  1660. continue;
  1661. if ((wIndex & USB_ENDPOINT_NUMBER_MASK)
  1662. == (bEndpointAddress & USB_ENDPOINT_NUMBER_MASK))
  1663. return ep;
  1664. }
  1665. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1666. return NULL;
  1667. }
  1668. /* return whether endpoint is stalled, 0: not stalled; 1: stalled */
  1669. static int ep_is_stall(struct langwell_ep *ep)
  1670. {
  1671. struct langwell_udc *dev = ep->dev;
  1672. u32 endptctrl;
  1673. int retval;
  1674. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1675. endptctrl = readl(&dev->op_regs->endptctrl[ep->ep_num]);
  1676. if (is_in(ep))
  1677. retval = endptctrl & EPCTRL_TXS ? 1 : 0;
  1678. else
  1679. retval = endptctrl & EPCTRL_RXS ? 1 : 0;
  1680. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1681. return retval;
  1682. }
  1683. /* GET_STATUS request routine */
  1684. static void get_status(struct langwell_udc *dev, u8 request_type, u16 value,
  1685. u16 index, u16 length)
  1686. {
  1687. struct langwell_request *req;
  1688. struct langwell_ep *ep;
  1689. u16 status_data = 0; /* 16 bits cpu view status data */
  1690. int status = 0;
  1691. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1692. ep = &dev->ep[0];
  1693. if ((request_type & USB_RECIP_MASK) == USB_RECIP_DEVICE) {
  1694. /* get device status */
  1695. status_data = dev->dev_status;
  1696. } else if ((request_type & USB_RECIP_MASK) == USB_RECIP_INTERFACE) {
  1697. /* get interface status */
  1698. status_data = 0;
  1699. } else if ((request_type & USB_RECIP_MASK) == USB_RECIP_ENDPOINT) {
  1700. /* get endpoint status */
  1701. struct langwell_ep *epn;
  1702. epn = get_ep_by_windex(dev, index);
  1703. /* stall if endpoint doesn't exist */
  1704. if (!epn)
  1705. goto stall;
  1706. status_data = ep_is_stall(epn) << USB_ENDPOINT_HALT;
  1707. }
  1708. dev_dbg(&dev->pdev->dev, "get status data: 0x%04x\n", status_data);
  1709. dev->ep0_dir = USB_DIR_IN;
  1710. /* borrow the per device status_req */
  1711. req = dev->status_req;
  1712. /* fill in the reqest structure */
  1713. *((u16 *) req->req.buf) = cpu_to_le16(status_data);
  1714. req->ep = ep;
  1715. req->req.length = 2;
  1716. req->req.status = -EINPROGRESS;
  1717. req->req.actual = 0;
  1718. req->req.complete = NULL;
  1719. req->dtd_count = 0;
  1720. /* prime the data phase */
  1721. if (!req_to_dtd(req))
  1722. status = queue_dtd(ep, req);
  1723. else /* no mem */
  1724. goto stall;
  1725. if (status) {
  1726. dev_err(&dev->pdev->dev,
  1727. "response error on GET_STATUS request\n");
  1728. goto stall;
  1729. }
  1730. list_add_tail(&req->queue, &ep->queue);
  1731. dev->ep0_state = DATA_STATE_XMIT;
  1732. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1733. return;
  1734. stall:
  1735. ep0_stall(dev);
  1736. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1737. }
  1738. /* setup packet interrupt handler */
  1739. static void handle_setup_packet(struct langwell_udc *dev,
  1740. struct usb_ctrlrequest *setup)
  1741. {
  1742. u16 wValue = le16_to_cpu(setup->wValue);
  1743. u16 wIndex = le16_to_cpu(setup->wIndex);
  1744. u16 wLength = le16_to_cpu(setup->wLength);
  1745. u32 portsc1;
  1746. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1747. /* ep0 fifo flush */
  1748. nuke(&dev->ep[0], -ESHUTDOWN);
  1749. dev_dbg(&dev->pdev->dev, "SETUP %02x.%02x v%04x i%04x l%04x\n",
  1750. setup->bRequestType, setup->bRequest,
  1751. wValue, wIndex, wLength);
  1752. /* RNDIS gadget delegate */
  1753. if ((setup->bRequestType == 0x21) && (setup->bRequest == 0x00)) {
  1754. /* USB_CDC_SEND_ENCAPSULATED_COMMAND */
  1755. goto delegate;
  1756. }
  1757. /* USB_CDC_GET_ENCAPSULATED_RESPONSE */
  1758. if ((setup->bRequestType == 0xa1) && (setup->bRequest == 0x01)) {
  1759. /* USB_CDC_GET_ENCAPSULATED_RESPONSE */
  1760. goto delegate;
  1761. }
  1762. /* We process some stardard setup requests here */
  1763. switch (setup->bRequest) {
  1764. case USB_REQ_GET_STATUS:
  1765. dev_dbg(&dev->pdev->dev, "SETUP: USB_REQ_GET_STATUS\n");
  1766. /* get status, DATA and STATUS phase */
  1767. if ((setup->bRequestType & (USB_DIR_IN | USB_TYPE_MASK))
  1768. != (USB_DIR_IN | USB_TYPE_STANDARD))
  1769. break;
  1770. get_status(dev, setup->bRequestType, wValue, wIndex, wLength);
  1771. goto end;
  1772. case USB_REQ_SET_ADDRESS:
  1773. dev_dbg(&dev->pdev->dev, "SETUP: USB_REQ_SET_ADDRESS\n");
  1774. /* STATUS phase */
  1775. if (setup->bRequestType != (USB_DIR_OUT | USB_TYPE_STANDARD
  1776. | USB_RECIP_DEVICE))
  1777. break;
  1778. set_address(dev, wValue, wIndex, wLength);
  1779. goto end;
  1780. case USB_REQ_CLEAR_FEATURE:
  1781. case USB_REQ_SET_FEATURE:
  1782. /* STATUS phase */
  1783. {
  1784. int rc = -EOPNOTSUPP;
  1785. if (setup->bRequest == USB_REQ_SET_FEATURE)
  1786. dev_dbg(&dev->pdev->dev,
  1787. "SETUP: USB_REQ_SET_FEATURE\n");
  1788. else if (setup->bRequest == USB_REQ_CLEAR_FEATURE)
  1789. dev_dbg(&dev->pdev->dev,
  1790. "SETUP: USB_REQ_CLEAR_FEATURE\n");
  1791. if ((setup->bRequestType & (USB_RECIP_MASK | USB_TYPE_MASK))
  1792. == (USB_RECIP_ENDPOINT | USB_TYPE_STANDARD)) {
  1793. struct langwell_ep *epn;
  1794. epn = get_ep_by_windex(dev, wIndex);
  1795. /* stall if endpoint doesn't exist */
  1796. if (!epn) {
  1797. ep0_stall(dev);
  1798. goto end;
  1799. }
  1800. if (wValue != 0 || wLength != 0
  1801. || epn->ep_num > dev->ep_max)
  1802. break;
  1803. spin_unlock(&dev->lock);
  1804. rc = langwell_ep_set_halt(&epn->ep,
  1805. (setup->bRequest == USB_REQ_SET_FEATURE)
  1806. ? 1 : 0);
  1807. spin_lock(&dev->lock);
  1808. } else if ((setup->bRequestType & (USB_RECIP_MASK
  1809. | USB_TYPE_MASK)) == (USB_RECIP_DEVICE
  1810. | USB_TYPE_STANDARD)) {
  1811. rc = 0;
  1812. switch (wValue) {
  1813. case USB_DEVICE_REMOTE_WAKEUP:
  1814. if (setup->bRequest == USB_REQ_SET_FEATURE) {
  1815. dev->remote_wakeup = 1;
  1816. dev->dev_status |= (1 << wValue);
  1817. } else {
  1818. dev->remote_wakeup = 0;
  1819. dev->dev_status &= ~(1 << wValue);
  1820. }
  1821. break;
  1822. case USB_DEVICE_TEST_MODE:
  1823. dev_dbg(&dev->pdev->dev, "SETUP: TEST MODE\n");
  1824. if ((wIndex & 0xff) ||
  1825. (dev->gadget.speed != USB_SPEED_HIGH))
  1826. ep0_stall(dev);
  1827. switch (wIndex >> 8) {
  1828. case TEST_J:
  1829. case TEST_K:
  1830. case TEST_SE0_NAK:
  1831. case TEST_PACKET:
  1832. case TEST_FORCE_EN:
  1833. if (prime_status_phase(dev, EP_DIR_IN))
  1834. ep0_stall(dev);
  1835. portsc1 = readl(&dev->op_regs->portsc1);
  1836. portsc1 |= (wIndex & 0xf00) << 8;
  1837. writel(portsc1, &dev->op_regs->portsc1);
  1838. goto end;
  1839. default:
  1840. rc = -EOPNOTSUPP;
  1841. }
  1842. break;
  1843. default:
  1844. rc = -EOPNOTSUPP;
  1845. break;
  1846. }
  1847. if (!gadget_is_otg(&dev->gadget))
  1848. break;
  1849. else if (setup->bRequest == USB_DEVICE_B_HNP_ENABLE)
  1850. dev->gadget.b_hnp_enable = 1;
  1851. else if (setup->bRequest == USB_DEVICE_A_HNP_SUPPORT)
  1852. dev->gadget.a_hnp_support = 1;
  1853. else if (setup->bRequest ==
  1854. USB_DEVICE_A_ALT_HNP_SUPPORT)
  1855. dev->gadget.a_alt_hnp_support = 1;
  1856. else
  1857. break;
  1858. } else
  1859. break;
  1860. if (rc == 0) {
  1861. if (prime_status_phase(dev, EP_DIR_IN))
  1862. ep0_stall(dev);
  1863. }
  1864. goto end;
  1865. }
  1866. case USB_REQ_GET_DESCRIPTOR:
  1867. dev_dbg(&dev->pdev->dev,
  1868. "SETUP: USB_REQ_GET_DESCRIPTOR\n");
  1869. goto delegate;
  1870. case USB_REQ_SET_DESCRIPTOR:
  1871. dev_dbg(&dev->pdev->dev,
  1872. "SETUP: USB_REQ_SET_DESCRIPTOR unsupported\n");
  1873. goto delegate;
  1874. case USB_REQ_GET_CONFIGURATION:
  1875. dev_dbg(&dev->pdev->dev,
  1876. "SETUP: USB_REQ_GET_CONFIGURATION\n");
  1877. goto delegate;
  1878. case USB_REQ_SET_CONFIGURATION:
  1879. dev_dbg(&dev->pdev->dev,
  1880. "SETUP: USB_REQ_SET_CONFIGURATION\n");
  1881. goto delegate;
  1882. case USB_REQ_GET_INTERFACE:
  1883. dev_dbg(&dev->pdev->dev,
  1884. "SETUP: USB_REQ_GET_INTERFACE\n");
  1885. goto delegate;
  1886. case USB_REQ_SET_INTERFACE:
  1887. dev_dbg(&dev->pdev->dev,
  1888. "SETUP: USB_REQ_SET_INTERFACE\n");
  1889. goto delegate;
  1890. case USB_REQ_SYNCH_FRAME:
  1891. dev_dbg(&dev->pdev->dev,
  1892. "SETUP: USB_REQ_SYNCH_FRAME unsupported\n");
  1893. goto delegate;
  1894. default:
  1895. /* delegate USB standard requests to the gadget driver */
  1896. goto delegate;
  1897. delegate:
  1898. /* USB requests handled by gadget */
  1899. if (wLength) {
  1900. /* DATA phase from gadget, STATUS phase from udc */
  1901. dev->ep0_dir = (setup->bRequestType & USB_DIR_IN)
  1902. ? USB_DIR_IN : USB_DIR_OUT;
  1903. dev_vdbg(&dev->pdev->dev,
  1904. "dev->ep0_dir = 0x%x, wLength = %d\n",
  1905. dev->ep0_dir, wLength);
  1906. spin_unlock(&dev->lock);
  1907. if (dev->driver->setup(&dev->gadget,
  1908. &dev->local_setup_buff) < 0)
  1909. ep0_stall(dev);
  1910. spin_lock(&dev->lock);
  1911. dev->ep0_state = (setup->bRequestType & USB_DIR_IN)
  1912. ? DATA_STATE_XMIT : DATA_STATE_RECV;
  1913. } else {
  1914. /* no DATA phase, IN STATUS phase from gadget */
  1915. dev->ep0_dir = USB_DIR_IN;
  1916. dev_vdbg(&dev->pdev->dev,
  1917. "dev->ep0_dir = 0x%x, wLength = %d\n",
  1918. dev->ep0_dir, wLength);
  1919. spin_unlock(&dev->lock);
  1920. if (dev->driver->setup(&dev->gadget,
  1921. &dev->local_setup_buff) < 0)
  1922. ep0_stall(dev);
  1923. spin_lock(&dev->lock);
  1924. dev->ep0_state = WAIT_FOR_OUT_STATUS;
  1925. }
  1926. break;
  1927. }
  1928. end:
  1929. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  1930. }
  1931. /* transfer completion, process endpoint request and free the completed dTDs
  1932. * for this request
  1933. */
  1934. static int process_ep_req(struct langwell_udc *dev, int index,
  1935. struct langwell_request *curr_req)
  1936. {
  1937. struct langwell_dtd *curr_dtd;
  1938. struct langwell_dqh *curr_dqh;
  1939. int td_complete, actual, remaining_length;
  1940. int i, dir;
  1941. u8 dtd_status = 0;
  1942. int retval = 0;
  1943. curr_dqh = &dev->ep_dqh[index];
  1944. dir = index % 2;
  1945. curr_dtd = curr_req->head;
  1946. td_complete = 0;
  1947. actual = curr_req->req.length;
  1948. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  1949. for (i = 0; i < curr_req->dtd_count; i++) {
  1950. /* command execution states by dTD */
  1951. dtd_status = curr_dtd->dtd_status;
  1952. barrier();
  1953. remaining_length = le16_to_cpu(curr_dtd->dtd_total);
  1954. actual -= remaining_length;
  1955. if (!dtd_status) {
  1956. /* transfers completed successfully */
  1957. if (!remaining_length) {
  1958. td_complete++;
  1959. dev_vdbg(&dev->pdev->dev,
  1960. "dTD transmitted successfully\n");
  1961. } else {
  1962. if (dir) {
  1963. dev_vdbg(&dev->pdev->dev,
  1964. "TX dTD remains data\n");
  1965. retval = -EPROTO;
  1966. break;
  1967. } else {
  1968. td_complete++;
  1969. break;
  1970. }
  1971. }
  1972. } else {
  1973. /* transfers completed with errors */
  1974. if (dtd_status & DTD_STS_ACTIVE) {
  1975. dev_dbg(&dev->pdev->dev,
  1976. "dTD status ACTIVE dQH[%d]\n", index);
  1977. retval = 1;
  1978. return retval;
  1979. } else if (dtd_status & DTD_STS_HALTED) {
  1980. dev_err(&dev->pdev->dev,
  1981. "dTD error %08x dQH[%d]\n",
  1982. dtd_status, index);
  1983. /* clear the errors and halt condition */
  1984. curr_dqh->dtd_status = 0;
  1985. retval = -EPIPE;
  1986. break;
  1987. } else if (dtd_status & DTD_STS_DBE) {
  1988. dev_dbg(&dev->pdev->dev,
  1989. "data buffer (overflow) error\n");
  1990. retval = -EPROTO;
  1991. break;
  1992. } else if (dtd_status & DTD_STS_TRE) {
  1993. dev_dbg(&dev->pdev->dev,
  1994. "transaction(ISO) error\n");
  1995. retval = -EILSEQ;
  1996. break;
  1997. } else
  1998. dev_err(&dev->pdev->dev,
  1999. "unknown error (0x%x)!\n",
  2000. dtd_status);
  2001. }
  2002. if (i != curr_req->dtd_count - 1)
  2003. curr_dtd = (struct langwell_dtd *)
  2004. curr_dtd->next_dtd_virt;
  2005. }
  2006. if (retval)
  2007. return retval;
  2008. curr_req->req.actual = actual;
  2009. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2010. return 0;
  2011. }
  2012. /* complete DATA or STATUS phase of ep0 prime status phase if needed */
  2013. static void ep0_req_complete(struct langwell_udc *dev,
  2014. struct langwell_ep *ep0, struct langwell_request *req)
  2015. {
  2016. u32 new_addr;
  2017. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2018. if (dev->usb_state == USB_STATE_ADDRESS) {
  2019. /* set the new address */
  2020. new_addr = (u32)dev->dev_addr;
  2021. writel(new_addr << USBADR_SHIFT, &dev->op_regs->deviceaddr);
  2022. new_addr = USBADR(readl(&dev->op_regs->deviceaddr));
  2023. dev_vdbg(&dev->pdev->dev, "new_addr = %d\n", new_addr);
  2024. }
  2025. done(ep0, req, 0);
  2026. switch (dev->ep0_state) {
  2027. case DATA_STATE_XMIT:
  2028. /* receive status phase */
  2029. if (prime_status_phase(dev, EP_DIR_OUT))
  2030. ep0_stall(dev);
  2031. break;
  2032. case DATA_STATE_RECV:
  2033. /* send status phase */
  2034. if (prime_status_phase(dev, EP_DIR_IN))
  2035. ep0_stall(dev);
  2036. break;
  2037. case WAIT_FOR_OUT_STATUS:
  2038. dev->ep0_state = WAIT_FOR_SETUP;
  2039. break;
  2040. case WAIT_FOR_SETUP:
  2041. dev_err(&dev->pdev->dev, "unexpect ep0 packets\n");
  2042. break;
  2043. default:
  2044. ep0_stall(dev);
  2045. break;
  2046. }
  2047. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2048. }
  2049. /* USB transfer completion interrupt */
  2050. static void handle_trans_complete(struct langwell_udc *dev)
  2051. {
  2052. u32 complete_bits;
  2053. int i, ep_num, dir, bit_mask, status;
  2054. struct langwell_ep *epn;
  2055. struct langwell_request *curr_req, *temp_req;
  2056. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2057. complete_bits = readl(&dev->op_regs->endptcomplete);
  2058. dev_vdbg(&dev->pdev->dev, "endptcomplete register: 0x%08x\n",
  2059. complete_bits);
  2060. /* Write-Clear the bits in endptcomplete register */
  2061. writel(complete_bits, &dev->op_regs->endptcomplete);
  2062. if (!complete_bits) {
  2063. dev_dbg(&dev->pdev->dev, "complete_bits = 0\n");
  2064. goto done;
  2065. }
  2066. for (i = 0; i < dev->ep_max; i++) {
  2067. ep_num = i / 2;
  2068. dir = i % 2;
  2069. bit_mask = 1 << (ep_num + 16 * dir);
  2070. if (!(complete_bits & bit_mask))
  2071. continue;
  2072. /* ep0 */
  2073. if (i == 1)
  2074. epn = &dev->ep[0];
  2075. else
  2076. epn = &dev->ep[i];
  2077. if (epn->name == NULL) {
  2078. dev_warn(&dev->pdev->dev, "invalid endpoint\n");
  2079. continue;
  2080. }
  2081. if (i < 2)
  2082. /* ep0 in and out */
  2083. dev_dbg(&dev->pdev->dev, "%s-%s transfer completed\n",
  2084. epn->name,
  2085. is_in(epn) ? "in" : "out");
  2086. else
  2087. dev_dbg(&dev->pdev->dev, "%s transfer completed\n",
  2088. epn->name);
  2089. /* process the req queue until an uncomplete request */
  2090. list_for_each_entry_safe(curr_req, temp_req,
  2091. &epn->queue, queue) {
  2092. status = process_ep_req(dev, i, curr_req);
  2093. dev_vdbg(&dev->pdev->dev, "%s req status: %d\n",
  2094. epn->name, status);
  2095. if (status)
  2096. break;
  2097. /* write back status to req */
  2098. curr_req->req.status = status;
  2099. /* ep0 request completion */
  2100. if (ep_num == 0) {
  2101. ep0_req_complete(dev, epn, curr_req);
  2102. break;
  2103. } else {
  2104. done(epn, curr_req, status);
  2105. }
  2106. }
  2107. }
  2108. done:
  2109. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2110. }
  2111. /* port change detect interrupt handler */
  2112. static void handle_port_change(struct langwell_udc *dev)
  2113. {
  2114. u32 portsc1, devlc;
  2115. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2116. if (dev->bus_reset)
  2117. dev->bus_reset = 0;
  2118. portsc1 = readl(&dev->op_regs->portsc1);
  2119. devlc = readl(&dev->op_regs->devlc);
  2120. dev_vdbg(&dev->pdev->dev, "portsc1 = 0x%08x, devlc = 0x%08x\n",
  2121. portsc1, devlc);
  2122. /* bus reset is finished */
  2123. if (!(portsc1 & PORTS_PR)) {
  2124. /* get the speed */
  2125. dev->gadget.speed = lpm_device_speed(devlc);
  2126. dev_vdbg(&dev->pdev->dev, "dev->gadget.speed = %d\n",
  2127. dev->gadget.speed);
  2128. }
  2129. /* LPM L0 to L1 */
  2130. if (dev->lpm && dev->lpm_state == LPM_L0)
  2131. if (portsc1 & PORTS_SUSP && portsc1 & PORTS_SLP) {
  2132. dev_info(&dev->pdev->dev, "LPM L0 to L1\n");
  2133. dev->lpm_state = LPM_L1;
  2134. }
  2135. /* LPM L1 to L0, force resume or remote wakeup finished */
  2136. if (dev->lpm && dev->lpm_state == LPM_L1)
  2137. if (!(portsc1 & PORTS_SUSP)) {
  2138. dev_info(&dev->pdev->dev, "LPM L1 to L0\n");
  2139. dev->lpm_state = LPM_L0;
  2140. }
  2141. /* update USB state */
  2142. if (!dev->resume_state)
  2143. dev->usb_state = USB_STATE_DEFAULT;
  2144. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2145. }
  2146. /* USB reset interrupt handler */
  2147. static void handle_usb_reset(struct langwell_udc *dev)
  2148. {
  2149. u32 deviceaddr,
  2150. endptsetupstat,
  2151. endptcomplete;
  2152. unsigned long timeout;
  2153. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2154. /* Write-Clear the device address */
  2155. deviceaddr = readl(&dev->op_regs->deviceaddr);
  2156. writel(deviceaddr & ~USBADR_MASK, &dev->op_regs->deviceaddr);
  2157. dev->dev_addr = 0;
  2158. /* clear usb state */
  2159. dev->resume_state = 0;
  2160. /* LPM L1 to L0, reset */
  2161. if (dev->lpm)
  2162. dev->lpm_state = LPM_L0;
  2163. dev->ep0_dir = USB_DIR_OUT;
  2164. dev->ep0_state = WAIT_FOR_SETUP;
  2165. /* remote wakeup reset to 0 when the device is reset */
  2166. dev->remote_wakeup = 0;
  2167. dev->dev_status = 1 << USB_DEVICE_SELF_POWERED;
  2168. dev->gadget.b_hnp_enable = 0;
  2169. dev->gadget.a_hnp_support = 0;
  2170. dev->gadget.a_alt_hnp_support = 0;
  2171. /* Write-Clear all the setup token semaphores */
  2172. endptsetupstat = readl(&dev->op_regs->endptsetupstat);
  2173. writel(endptsetupstat, &dev->op_regs->endptsetupstat);
  2174. /* Write-Clear all the endpoint complete status bits */
  2175. endptcomplete = readl(&dev->op_regs->endptcomplete);
  2176. writel(endptcomplete, &dev->op_regs->endptcomplete);
  2177. /* wait until all endptprime bits cleared */
  2178. timeout = jiffies + PRIME_TIMEOUT;
  2179. while (readl(&dev->op_regs->endptprime)) {
  2180. if (time_after(jiffies, timeout)) {
  2181. dev_err(&dev->pdev->dev, "USB reset timeout\n");
  2182. break;
  2183. }
  2184. cpu_relax();
  2185. }
  2186. /* write 1s to endptflush register to clear any primed buffers */
  2187. writel((u32) ~0, &dev->op_regs->endptflush);
  2188. if (readl(&dev->op_regs->portsc1) & PORTS_PR) {
  2189. dev_vdbg(&dev->pdev->dev, "USB bus reset\n");
  2190. /* bus is reseting */
  2191. dev->bus_reset = 1;
  2192. /* reset all the queues, stop all USB activities */
  2193. stop_activity(dev, dev->driver);
  2194. dev->usb_state = USB_STATE_DEFAULT;
  2195. } else {
  2196. dev_vdbg(&dev->pdev->dev, "device controller reset\n");
  2197. /* controller reset */
  2198. langwell_udc_reset(dev);
  2199. /* reset all the queues, stop all USB activities */
  2200. stop_activity(dev, dev->driver);
  2201. /* reset ep0 dQH and endptctrl */
  2202. ep0_reset(dev);
  2203. /* enable interrupt and set controller to run state */
  2204. langwell_udc_start(dev);
  2205. dev->usb_state = USB_STATE_ATTACHED;
  2206. }
  2207. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2208. }
  2209. /* USB bus suspend/resume interrupt */
  2210. static void handle_bus_suspend(struct langwell_udc *dev)
  2211. {
  2212. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2213. dev->resume_state = dev->usb_state;
  2214. dev->usb_state = USB_STATE_SUSPENDED;
  2215. /* report suspend to the driver */
  2216. if (dev->driver) {
  2217. if (dev->driver->suspend) {
  2218. spin_unlock(&dev->lock);
  2219. dev->driver->suspend(&dev->gadget);
  2220. spin_lock(&dev->lock);
  2221. dev_dbg(&dev->pdev->dev, "suspend %s\n",
  2222. dev->driver->driver.name);
  2223. }
  2224. }
  2225. /* enter PHY low power suspend */
  2226. if (dev->pdev->device != 0x0829)
  2227. langwell_phy_low_power(dev, 0);
  2228. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2229. }
  2230. static void handle_bus_resume(struct langwell_udc *dev)
  2231. {
  2232. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2233. dev->usb_state = dev->resume_state;
  2234. dev->resume_state = 0;
  2235. /* exit PHY low power suspend */
  2236. if (dev->pdev->device != 0x0829)
  2237. langwell_phy_low_power(dev, 0);
  2238. /* report resume to the driver */
  2239. if (dev->driver) {
  2240. if (dev->driver->resume) {
  2241. spin_unlock(&dev->lock);
  2242. dev->driver->resume(&dev->gadget);
  2243. spin_lock(&dev->lock);
  2244. dev_dbg(&dev->pdev->dev, "resume %s\n",
  2245. dev->driver->driver.name);
  2246. }
  2247. }
  2248. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2249. }
  2250. /* USB device controller interrupt handler */
  2251. static irqreturn_t langwell_irq(int irq, void *_dev)
  2252. {
  2253. struct langwell_udc *dev = _dev;
  2254. u32 usbsts,
  2255. usbintr,
  2256. irq_sts,
  2257. portsc1;
  2258. dev_vdbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2259. if (dev->stopped) {
  2260. dev_vdbg(&dev->pdev->dev, "handle IRQ_NONE\n");
  2261. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2262. return IRQ_NONE;
  2263. }
  2264. spin_lock(&dev->lock);
  2265. /* USB status */
  2266. usbsts = readl(&dev->op_regs->usbsts);
  2267. /* USB interrupt enable */
  2268. usbintr = readl(&dev->op_regs->usbintr);
  2269. irq_sts = usbsts & usbintr;
  2270. dev_vdbg(&dev->pdev->dev,
  2271. "usbsts = 0x%08x, usbintr = 0x%08x, irq_sts = 0x%08x\n",
  2272. usbsts, usbintr, irq_sts);
  2273. if (!irq_sts) {
  2274. dev_vdbg(&dev->pdev->dev, "handle IRQ_NONE\n");
  2275. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2276. spin_unlock(&dev->lock);
  2277. return IRQ_NONE;
  2278. }
  2279. /* Write-Clear interrupt status bits */
  2280. writel(irq_sts, &dev->op_regs->usbsts);
  2281. /* resume from suspend */
  2282. portsc1 = readl(&dev->op_regs->portsc1);
  2283. if (dev->usb_state == USB_STATE_SUSPENDED)
  2284. if (!(portsc1 & PORTS_SUSP))
  2285. handle_bus_resume(dev);
  2286. /* USB interrupt */
  2287. if (irq_sts & STS_UI) {
  2288. dev_vdbg(&dev->pdev->dev, "USB interrupt\n");
  2289. /* setup packet received from ep0 */
  2290. if (readl(&dev->op_regs->endptsetupstat)
  2291. & EP0SETUPSTAT_MASK) {
  2292. dev_vdbg(&dev->pdev->dev,
  2293. "USB SETUP packet received interrupt\n");
  2294. /* setup tripwire semaphone */
  2295. setup_tripwire(dev);
  2296. handle_setup_packet(dev, &dev->local_setup_buff);
  2297. }
  2298. /* USB transfer completion */
  2299. if (readl(&dev->op_regs->endptcomplete)) {
  2300. dev_vdbg(&dev->pdev->dev,
  2301. "USB transfer completion interrupt\n");
  2302. handle_trans_complete(dev);
  2303. }
  2304. }
  2305. /* SOF received interrupt (for ISO transfer) */
  2306. if (irq_sts & STS_SRI) {
  2307. /* FIXME */
  2308. /* dev_vdbg(&dev->pdev->dev, "SOF received interrupt\n"); */
  2309. }
  2310. /* port change detect interrupt */
  2311. if (irq_sts & STS_PCI) {
  2312. dev_vdbg(&dev->pdev->dev, "port change detect interrupt\n");
  2313. handle_port_change(dev);
  2314. }
  2315. /* suspend interrupt */
  2316. if (irq_sts & STS_SLI) {
  2317. dev_vdbg(&dev->pdev->dev, "suspend interrupt\n");
  2318. handle_bus_suspend(dev);
  2319. }
  2320. /* USB reset interrupt */
  2321. if (irq_sts & STS_URI) {
  2322. dev_vdbg(&dev->pdev->dev, "USB reset interrupt\n");
  2323. handle_usb_reset(dev);
  2324. }
  2325. /* USB error or system error interrupt */
  2326. if (irq_sts & (STS_UEI | STS_SEI)) {
  2327. /* FIXME */
  2328. dev_warn(&dev->pdev->dev, "error IRQ, irq_sts: %x\n", irq_sts);
  2329. }
  2330. spin_unlock(&dev->lock);
  2331. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2332. return IRQ_HANDLED;
  2333. }
  2334. /*-------------------------------------------------------------------------*/
  2335. /* release device structure */
  2336. static void gadget_release(struct device *_dev)
  2337. {
  2338. struct langwell_udc *dev = dev_get_drvdata(_dev);
  2339. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2340. complete(dev->done);
  2341. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2342. kfree(dev);
  2343. }
  2344. /* enable SRAM caching if SRAM detected */
  2345. static void sram_init(struct langwell_udc *dev)
  2346. {
  2347. struct pci_dev *pdev = dev->pdev;
  2348. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2349. dev->sram_addr = pci_resource_start(pdev, 1);
  2350. dev->sram_size = pci_resource_len(pdev, 1);
  2351. dev_info(&dev->pdev->dev, "Found private SRAM at %x size:%x\n",
  2352. dev->sram_addr, dev->sram_size);
  2353. dev->got_sram = 1;
  2354. if (pci_request_region(pdev, 1, kobject_name(&pdev->dev.kobj))) {
  2355. dev_warn(&dev->pdev->dev, "SRAM request failed\n");
  2356. dev->got_sram = 0;
  2357. } else if (!dma_declare_coherent_memory(&pdev->dev, dev->sram_addr,
  2358. dev->sram_addr, dev->sram_size, DMA_MEMORY_MAP)) {
  2359. dev_warn(&dev->pdev->dev, "SRAM DMA declare failed\n");
  2360. pci_release_region(pdev, 1);
  2361. dev->got_sram = 0;
  2362. }
  2363. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2364. }
  2365. /* release SRAM caching */
  2366. static void sram_deinit(struct langwell_udc *dev)
  2367. {
  2368. struct pci_dev *pdev = dev->pdev;
  2369. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2370. dma_release_declared_memory(&pdev->dev);
  2371. pci_release_region(pdev, 1);
  2372. dev->got_sram = 0;
  2373. dev_info(&dev->pdev->dev, "release SRAM caching\n");
  2374. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2375. }
  2376. /* tear down the binding between this driver and the pci device */
  2377. static void langwell_udc_remove(struct pci_dev *pdev)
  2378. {
  2379. struct langwell_udc *dev = pci_get_drvdata(pdev);
  2380. DECLARE_COMPLETION(done);
  2381. BUG_ON(dev->driver);
  2382. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2383. dev->done = &done;
  2384. /* free dTD dma_pool and dQH */
  2385. if (dev->dtd_pool)
  2386. dma_pool_destroy(dev->dtd_pool);
  2387. if (dev->ep_dqh)
  2388. dma_free_coherent(&pdev->dev, dev->ep_dqh_size,
  2389. dev->ep_dqh, dev->ep_dqh_dma);
  2390. /* release SRAM caching */
  2391. if (dev->has_sram && dev->got_sram)
  2392. sram_deinit(dev);
  2393. if (dev->status_req) {
  2394. kfree(dev->status_req->req.buf);
  2395. kfree(dev->status_req);
  2396. }
  2397. kfree(dev->ep);
  2398. /* disable IRQ handler */
  2399. if (dev->got_irq)
  2400. free_irq(pdev->irq, dev);
  2401. if (dev->cap_regs)
  2402. iounmap(dev->cap_regs);
  2403. if (dev->region)
  2404. release_mem_region(pci_resource_start(pdev, 0),
  2405. pci_resource_len(pdev, 0));
  2406. if (dev->enabled)
  2407. pci_disable_device(pdev);
  2408. dev->cap_regs = NULL;
  2409. dev_info(&dev->pdev->dev, "unbind\n");
  2410. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2411. device_unregister(&dev->gadget.dev);
  2412. device_remove_file(&pdev->dev, &dev_attr_langwell_udc);
  2413. device_remove_file(&pdev->dev, &dev_attr_remote_wakeup);
  2414. pci_set_drvdata(pdev, NULL);
  2415. /* free dev, wait for the release() finished */
  2416. wait_for_completion(&done);
  2417. }
  2418. /*
  2419. * wrap this driver around the specified device, but
  2420. * don't respond over USB until a gadget driver binds to us.
  2421. */
  2422. static int langwell_udc_probe(struct pci_dev *pdev,
  2423. const struct pci_device_id *id)
  2424. {
  2425. struct langwell_udc *dev;
  2426. unsigned long resource, len;
  2427. void __iomem *base = NULL;
  2428. size_t size;
  2429. int retval;
  2430. /* alloc, and start init */
  2431. dev = kzalloc(sizeof *dev, GFP_KERNEL);
  2432. if (dev == NULL) {
  2433. retval = -ENOMEM;
  2434. goto error;
  2435. }
  2436. /* initialize device spinlock */
  2437. spin_lock_init(&dev->lock);
  2438. dev->pdev = pdev;
  2439. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2440. pci_set_drvdata(pdev, dev);
  2441. /* now all the pci goodies ... */
  2442. if (pci_enable_device(pdev) < 0) {
  2443. retval = -ENODEV;
  2444. goto error;
  2445. }
  2446. dev->enabled = 1;
  2447. /* control register: BAR 0 */
  2448. resource = pci_resource_start(pdev, 0);
  2449. len = pci_resource_len(pdev, 0);
  2450. if (!request_mem_region(resource, len, driver_name)) {
  2451. dev_err(&dev->pdev->dev, "controller already in use\n");
  2452. retval = -EBUSY;
  2453. goto error;
  2454. }
  2455. dev->region = 1;
  2456. base = ioremap_nocache(resource, len);
  2457. if (base == NULL) {
  2458. dev_err(&dev->pdev->dev, "can't map memory\n");
  2459. retval = -EFAULT;
  2460. goto error;
  2461. }
  2462. dev->cap_regs = (struct langwell_cap_regs __iomem *) base;
  2463. dev_vdbg(&dev->pdev->dev, "dev->cap_regs: %p\n", dev->cap_regs);
  2464. dev->op_regs = (struct langwell_op_regs __iomem *)
  2465. (base + OP_REG_OFFSET);
  2466. dev_vdbg(&dev->pdev->dev, "dev->op_regs: %p\n", dev->op_regs);
  2467. /* irq setup after old hardware is cleaned up */
  2468. if (!pdev->irq) {
  2469. dev_err(&dev->pdev->dev, "No IRQ. Check PCI setup!\n");
  2470. retval = -ENODEV;
  2471. goto error;
  2472. }
  2473. dev->has_sram = 1;
  2474. dev->got_sram = 0;
  2475. dev_vdbg(&dev->pdev->dev, "dev->has_sram: %d\n", dev->has_sram);
  2476. /* enable SRAM caching if detected */
  2477. if (dev->has_sram && !dev->got_sram)
  2478. sram_init(dev);
  2479. dev_info(&dev->pdev->dev,
  2480. "irq %d, io mem: 0x%08lx, len: 0x%08lx, pci mem 0x%p\n",
  2481. pdev->irq, resource, len, base);
  2482. /* enables bus-mastering for device dev */
  2483. pci_set_master(pdev);
  2484. if (request_irq(pdev->irq, langwell_irq, IRQF_SHARED,
  2485. driver_name, dev) != 0) {
  2486. dev_err(&dev->pdev->dev,
  2487. "request interrupt %d failed\n", pdev->irq);
  2488. retval = -EBUSY;
  2489. goto error;
  2490. }
  2491. dev->got_irq = 1;
  2492. /* set stopped bit */
  2493. dev->stopped = 1;
  2494. /* capabilities and endpoint number */
  2495. dev->lpm = (readl(&dev->cap_regs->hccparams) & HCC_LEN) ? 1 : 0;
  2496. dev->dciversion = readw(&dev->cap_regs->dciversion);
  2497. dev->devcap = (readl(&dev->cap_regs->dccparams) & DEVCAP) ? 1 : 0;
  2498. dev_vdbg(&dev->pdev->dev, "dev->lpm: %d\n", dev->lpm);
  2499. dev_vdbg(&dev->pdev->dev, "dev->dciversion: 0x%04x\n",
  2500. dev->dciversion);
  2501. dev_vdbg(&dev->pdev->dev, "dccparams: 0x%08x\n",
  2502. readl(&dev->cap_regs->dccparams));
  2503. dev_vdbg(&dev->pdev->dev, "dev->devcap: %d\n", dev->devcap);
  2504. if (!dev->devcap) {
  2505. dev_err(&dev->pdev->dev, "can't support device mode\n");
  2506. retval = -ENODEV;
  2507. goto error;
  2508. }
  2509. /* a pair of endpoints (out/in) for each address */
  2510. dev->ep_max = DEN(readl(&dev->cap_regs->dccparams)) * 2;
  2511. dev_vdbg(&dev->pdev->dev, "dev->ep_max: %d\n", dev->ep_max);
  2512. /* allocate endpoints memory */
  2513. dev->ep = kzalloc(sizeof(struct langwell_ep) * dev->ep_max,
  2514. GFP_KERNEL);
  2515. if (!dev->ep) {
  2516. dev_err(&dev->pdev->dev, "allocate endpoints memory failed\n");
  2517. retval = -ENOMEM;
  2518. goto error;
  2519. }
  2520. /* allocate device dQH memory */
  2521. size = dev->ep_max * sizeof(struct langwell_dqh);
  2522. dev_vdbg(&dev->pdev->dev, "orig size = %zd\n", size);
  2523. if (size < DQH_ALIGNMENT)
  2524. size = DQH_ALIGNMENT;
  2525. else if ((size % DQH_ALIGNMENT) != 0) {
  2526. size += DQH_ALIGNMENT + 1;
  2527. size &= ~(DQH_ALIGNMENT - 1);
  2528. }
  2529. dev->ep_dqh = dma_alloc_coherent(&pdev->dev, size,
  2530. &dev->ep_dqh_dma, GFP_KERNEL);
  2531. if (!dev->ep_dqh) {
  2532. dev_err(&dev->pdev->dev, "allocate dQH memory failed\n");
  2533. retval = -ENOMEM;
  2534. goto error;
  2535. }
  2536. dev->ep_dqh_size = size;
  2537. dev_vdbg(&dev->pdev->dev, "ep_dqh_size = %zd\n", dev->ep_dqh_size);
  2538. /* initialize ep0 status request structure */
  2539. dev->status_req = kzalloc(sizeof(struct langwell_request), GFP_KERNEL);
  2540. if (!dev->status_req) {
  2541. dev_err(&dev->pdev->dev,
  2542. "allocate status_req memory failed\n");
  2543. retval = -ENOMEM;
  2544. goto error;
  2545. }
  2546. INIT_LIST_HEAD(&dev->status_req->queue);
  2547. /* allocate a small amount of memory to get valid address */
  2548. dev->status_req->req.buf = kmalloc(8, GFP_KERNEL);
  2549. dev->status_req->req.dma = virt_to_phys(dev->status_req->req.buf);
  2550. dev->resume_state = USB_STATE_NOTATTACHED;
  2551. dev->usb_state = USB_STATE_POWERED;
  2552. dev->ep0_dir = USB_DIR_OUT;
  2553. /* remote wakeup reset to 0 when the device is reset */
  2554. dev->remote_wakeup = 0;
  2555. dev->dev_status = 1 << USB_DEVICE_SELF_POWERED;
  2556. /* reset device controller */
  2557. langwell_udc_reset(dev);
  2558. /* initialize gadget structure */
  2559. dev->gadget.ops = &langwell_ops; /* usb_gadget_ops */
  2560. dev->gadget.ep0 = &dev->ep[0].ep; /* gadget ep0 */
  2561. INIT_LIST_HEAD(&dev->gadget.ep_list); /* ep_list */
  2562. dev->gadget.speed = USB_SPEED_UNKNOWN; /* speed */
  2563. dev->gadget.max_speed = USB_SPEED_HIGH; /* support dual speed */
  2564. /* the "gadget" abstracts/virtualizes the controller */
  2565. dev_set_name(&dev->gadget.dev, "gadget");
  2566. dev->gadget.dev.parent = &pdev->dev;
  2567. dev->gadget.dev.dma_mask = pdev->dev.dma_mask;
  2568. dev->gadget.dev.release = gadget_release;
  2569. dev->gadget.name = driver_name; /* gadget name */
  2570. /* controller endpoints reinit */
  2571. eps_reinit(dev);
  2572. /* reset ep0 dQH and endptctrl */
  2573. ep0_reset(dev);
  2574. /* create dTD dma_pool resource */
  2575. dev->dtd_pool = dma_pool_create("langwell_dtd",
  2576. &dev->pdev->dev,
  2577. sizeof(struct langwell_dtd),
  2578. DTD_ALIGNMENT,
  2579. DMA_BOUNDARY);
  2580. if (!dev->dtd_pool) {
  2581. retval = -ENOMEM;
  2582. goto error;
  2583. }
  2584. /* done */
  2585. dev_info(&dev->pdev->dev, "%s\n", driver_desc);
  2586. dev_info(&dev->pdev->dev, "irq %d, pci mem %p\n", pdev->irq, base);
  2587. dev_info(&dev->pdev->dev, "Driver version: " DRIVER_VERSION "\n");
  2588. dev_info(&dev->pdev->dev, "Support (max) %d endpoints\n", dev->ep_max);
  2589. dev_info(&dev->pdev->dev, "Device interface version: 0x%04x\n",
  2590. dev->dciversion);
  2591. dev_info(&dev->pdev->dev, "Controller mode: %s\n",
  2592. dev->devcap ? "Device" : "Host");
  2593. dev_info(&dev->pdev->dev, "Support USB LPM: %s\n",
  2594. dev->lpm ? "Yes" : "No");
  2595. dev_vdbg(&dev->pdev->dev,
  2596. "After langwell_udc_probe(), print all registers:\n");
  2597. print_all_registers(dev);
  2598. retval = device_register(&dev->gadget.dev);
  2599. if (retval)
  2600. goto error;
  2601. retval = usb_add_gadget_udc(&pdev->dev, &dev->gadget);
  2602. if (retval)
  2603. goto error;
  2604. retval = device_create_file(&pdev->dev, &dev_attr_langwell_udc);
  2605. if (retval)
  2606. goto error;
  2607. retval = device_create_file(&pdev->dev, &dev_attr_remote_wakeup);
  2608. if (retval)
  2609. goto error_attr1;
  2610. dev_vdbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2611. return 0;
  2612. error_attr1:
  2613. device_remove_file(&pdev->dev, &dev_attr_langwell_udc);
  2614. error:
  2615. if (dev) {
  2616. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2617. langwell_udc_remove(pdev);
  2618. }
  2619. return retval;
  2620. }
  2621. /* device controller suspend */
  2622. static int langwell_udc_suspend(struct pci_dev *pdev, pm_message_t state)
  2623. {
  2624. struct langwell_udc *dev = pci_get_drvdata(pdev);
  2625. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2626. usb_del_gadget_udc(&dev->gadget);
  2627. /* disable interrupt and set controller to stop state */
  2628. langwell_udc_stop(dev);
  2629. /* disable IRQ handler */
  2630. if (dev->got_irq)
  2631. free_irq(pdev->irq, dev);
  2632. dev->got_irq = 0;
  2633. /* save PCI state */
  2634. pci_save_state(pdev);
  2635. spin_lock_irq(&dev->lock);
  2636. /* stop all usb activities */
  2637. stop_activity(dev, dev->driver);
  2638. spin_unlock_irq(&dev->lock);
  2639. /* free dTD dma_pool and dQH */
  2640. if (dev->dtd_pool)
  2641. dma_pool_destroy(dev->dtd_pool);
  2642. if (dev->ep_dqh)
  2643. dma_free_coherent(&pdev->dev, dev->ep_dqh_size,
  2644. dev->ep_dqh, dev->ep_dqh_dma);
  2645. /* release SRAM caching */
  2646. if (dev->has_sram && dev->got_sram)
  2647. sram_deinit(dev);
  2648. /* set device power state */
  2649. pci_set_power_state(pdev, PCI_D3hot);
  2650. /* enter PHY low power suspend */
  2651. if (dev->pdev->device != 0x0829)
  2652. langwell_phy_low_power(dev, 1);
  2653. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2654. return 0;
  2655. }
  2656. /* device controller resume */
  2657. static int langwell_udc_resume(struct pci_dev *pdev)
  2658. {
  2659. struct langwell_udc *dev = pci_get_drvdata(pdev);
  2660. size_t size;
  2661. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2662. /* exit PHY low power suspend */
  2663. if (dev->pdev->device != 0x0829)
  2664. langwell_phy_low_power(dev, 0);
  2665. /* set device D0 power state */
  2666. pci_set_power_state(pdev, PCI_D0);
  2667. /* enable SRAM caching if detected */
  2668. if (dev->has_sram && !dev->got_sram)
  2669. sram_init(dev);
  2670. /* allocate device dQH memory */
  2671. size = dev->ep_max * sizeof(struct langwell_dqh);
  2672. dev_vdbg(&dev->pdev->dev, "orig size = %zd\n", size);
  2673. if (size < DQH_ALIGNMENT)
  2674. size = DQH_ALIGNMENT;
  2675. else if ((size % DQH_ALIGNMENT) != 0) {
  2676. size += DQH_ALIGNMENT + 1;
  2677. size &= ~(DQH_ALIGNMENT - 1);
  2678. }
  2679. dev->ep_dqh = dma_alloc_coherent(&pdev->dev, size,
  2680. &dev->ep_dqh_dma, GFP_KERNEL);
  2681. if (!dev->ep_dqh) {
  2682. dev_err(&dev->pdev->dev, "allocate dQH memory failed\n");
  2683. return -ENOMEM;
  2684. }
  2685. dev->ep_dqh_size = size;
  2686. dev_vdbg(&dev->pdev->dev, "ep_dqh_size = %zd\n", dev->ep_dqh_size);
  2687. /* create dTD dma_pool resource */
  2688. dev->dtd_pool = dma_pool_create("langwell_dtd",
  2689. &dev->pdev->dev,
  2690. sizeof(struct langwell_dtd),
  2691. DTD_ALIGNMENT,
  2692. DMA_BOUNDARY);
  2693. if (!dev->dtd_pool)
  2694. return -ENOMEM;
  2695. /* restore PCI state */
  2696. pci_restore_state(pdev);
  2697. /* enable IRQ handler */
  2698. if (request_irq(pdev->irq, langwell_irq, IRQF_SHARED,
  2699. driver_name, dev) != 0) {
  2700. dev_err(&dev->pdev->dev, "request interrupt %d failed\n",
  2701. pdev->irq);
  2702. return -EBUSY;
  2703. }
  2704. dev->got_irq = 1;
  2705. /* reset and start controller to run state */
  2706. if (dev->stopped) {
  2707. /* reset device controller */
  2708. langwell_udc_reset(dev);
  2709. /* reset ep0 dQH and endptctrl */
  2710. ep0_reset(dev);
  2711. /* start device if gadget is loaded */
  2712. if (dev->driver)
  2713. langwell_udc_start(dev);
  2714. }
  2715. /* reset USB status */
  2716. dev->usb_state = USB_STATE_ATTACHED;
  2717. dev->ep0_state = WAIT_FOR_SETUP;
  2718. dev->ep0_dir = USB_DIR_OUT;
  2719. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2720. return 0;
  2721. }
  2722. /* pci driver shutdown */
  2723. static void langwell_udc_shutdown(struct pci_dev *pdev)
  2724. {
  2725. struct langwell_udc *dev = pci_get_drvdata(pdev);
  2726. u32 usbmode;
  2727. dev_dbg(&dev->pdev->dev, "---> %s()\n", __func__);
  2728. /* reset controller mode to IDLE */
  2729. usbmode = readl(&dev->op_regs->usbmode);
  2730. dev_dbg(&dev->pdev->dev, "usbmode = 0x%08x\n", usbmode);
  2731. usbmode &= (~3 | MODE_IDLE);
  2732. writel(usbmode, &dev->op_regs->usbmode);
  2733. dev_dbg(&dev->pdev->dev, "<--- %s()\n", __func__);
  2734. }
  2735. /*-------------------------------------------------------------------------*/
  2736. static const struct pci_device_id pci_ids[] = { {
  2737. .class = ((PCI_CLASS_SERIAL_USB << 8) | 0xfe),
  2738. .class_mask = ~0,
  2739. .vendor = 0x8086,
  2740. .device = 0x0811,
  2741. .subvendor = PCI_ANY_ID,
  2742. .subdevice = PCI_ANY_ID,
  2743. }, { /* end: all zeroes */ }
  2744. };
  2745. MODULE_DEVICE_TABLE(pci, pci_ids);
  2746. static struct pci_driver langwell_pci_driver = {
  2747. .name = (char *) driver_name,
  2748. .id_table = pci_ids,
  2749. .probe = langwell_udc_probe,
  2750. .remove = langwell_udc_remove,
  2751. /* device controller suspend/resume */
  2752. .suspend = langwell_udc_suspend,
  2753. .resume = langwell_udc_resume,
  2754. .shutdown = langwell_udc_shutdown,
  2755. };
  2756. static int __init init(void)
  2757. {
  2758. return pci_register_driver(&langwell_pci_driver);
  2759. }
  2760. module_init(init);
  2761. static void __exit cleanup(void)
  2762. {
  2763. pci_unregister_driver(&langwell_pci_driver);
  2764. }
  2765. module_exit(cleanup);
  2766. MODULE_DESCRIPTION(DRIVER_DESC);
  2767. MODULE_AUTHOR("Xiaochen Shen <xiaochen.shen@intel.com>");
  2768. MODULE_VERSION(DRIVER_VERSION);
  2769. MODULE_LICENSE("GPL");