greth.c 40 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638
  1. /*
  2. * Aeroflex Gaisler GRETH 10/100/1G Ethernet MAC.
  3. *
  4. * 2005-2010 (c) Aeroflex Gaisler AB
  5. *
  6. * This driver supports GRETH 10/100 and GRETH 10/100/1G Ethernet MACs
  7. * available in the GRLIB VHDL IP core library.
  8. *
  9. * Full documentation of both cores can be found here:
  10. * http://www.gaisler.com/products/grlib/grip.pdf
  11. *
  12. * The Gigabit version supports scatter/gather DMA, any alignment of
  13. * buffers and checksum offloading.
  14. *
  15. * This program is free software; you can redistribute it and/or modify it
  16. * under the terms of the GNU General Public License as published by the
  17. * Free Software Foundation; either version 2 of the License, or (at your
  18. * option) any later version.
  19. *
  20. * Contributors: Kristoffer Glembo
  21. * Daniel Hellstrom
  22. * Marko Isomaki
  23. */
  24. #include <linux/dma-mapping.h>
  25. #include <linux/module.h>
  26. #include <linux/uaccess.h>
  27. #include <linux/init.h>
  28. #include <linux/interrupt.h>
  29. #include <linux/netdevice.h>
  30. #include <linux/etherdevice.h>
  31. #include <linux/ethtool.h>
  32. #include <linux/skbuff.h>
  33. #include <linux/io.h>
  34. #include <linux/crc32.h>
  35. #include <linux/mii.h>
  36. #include <linux/of_device.h>
  37. #include <linux/of_platform.h>
  38. #include <linux/slab.h>
  39. #include <asm/cacheflush.h>
  40. #include <asm/byteorder.h>
  41. #ifdef CONFIG_SPARC
  42. #include <asm/idprom.h>
  43. #endif
  44. #include "greth.h"
  45. #define GRETH_DEF_MSG_ENABLE \
  46. (NETIF_MSG_DRV | \
  47. NETIF_MSG_PROBE | \
  48. NETIF_MSG_LINK | \
  49. NETIF_MSG_IFDOWN | \
  50. NETIF_MSG_IFUP | \
  51. NETIF_MSG_RX_ERR | \
  52. NETIF_MSG_TX_ERR)
  53. static int greth_debug = -1; /* -1 == use GRETH_DEF_MSG_ENABLE as value */
  54. module_param(greth_debug, int, 0);
  55. MODULE_PARM_DESC(greth_debug, "GRETH bitmapped debugging message enable value");
  56. /* Accept MAC address of the form macaddr=0x08,0x00,0x20,0x30,0x40,0x50 */
  57. static int macaddr[6];
  58. module_param_array(macaddr, int, NULL, 0);
  59. MODULE_PARM_DESC(macaddr, "GRETH Ethernet MAC address");
  60. static int greth_edcl = 1;
  61. module_param(greth_edcl, int, 0);
  62. MODULE_PARM_DESC(greth_edcl, "GRETH EDCL usage indicator. Set to 1 if EDCL is used.");
  63. static int greth_open(struct net_device *dev);
  64. static netdev_tx_t greth_start_xmit(struct sk_buff *skb,
  65. struct net_device *dev);
  66. static netdev_tx_t greth_start_xmit_gbit(struct sk_buff *skb,
  67. struct net_device *dev);
  68. static int greth_rx(struct net_device *dev, int limit);
  69. static int greth_rx_gbit(struct net_device *dev, int limit);
  70. static void greth_clean_tx(struct net_device *dev);
  71. static void greth_clean_tx_gbit(struct net_device *dev);
  72. static irqreturn_t greth_interrupt(int irq, void *dev_id);
  73. static int greth_close(struct net_device *dev);
  74. static int greth_set_mac_add(struct net_device *dev, void *p);
  75. static void greth_set_multicast_list(struct net_device *dev);
  76. #define GRETH_REGLOAD(a) (be32_to_cpu(__raw_readl(&(a))))
  77. #define GRETH_REGSAVE(a, v) (__raw_writel(cpu_to_be32(v), &(a)))
  78. #define GRETH_REGORIN(a, v) (GRETH_REGSAVE(a, (GRETH_REGLOAD(a) | (v))))
  79. #define GRETH_REGANDIN(a, v) (GRETH_REGSAVE(a, (GRETH_REGLOAD(a) & (v))))
  80. #define NEXT_TX(N) (((N) + 1) & GRETH_TXBD_NUM_MASK)
  81. #define SKIP_TX(N, C) (((N) + C) & GRETH_TXBD_NUM_MASK)
  82. #define NEXT_RX(N) (((N) + 1) & GRETH_RXBD_NUM_MASK)
  83. static void greth_print_rx_packet(void *addr, int len)
  84. {
  85. print_hex_dump(KERN_DEBUG, "RX: ", DUMP_PREFIX_OFFSET, 16, 1,
  86. addr, len, true);
  87. }
  88. static void greth_print_tx_packet(struct sk_buff *skb)
  89. {
  90. int i;
  91. int length;
  92. if (skb_shinfo(skb)->nr_frags == 0)
  93. length = skb->len;
  94. else
  95. length = skb_headlen(skb);
  96. print_hex_dump(KERN_DEBUG, "TX: ", DUMP_PREFIX_OFFSET, 16, 1,
  97. skb->data, length, true);
  98. for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
  99. print_hex_dump(KERN_DEBUG, "TX: ", DUMP_PREFIX_OFFSET, 16, 1,
  100. phys_to_virt(page_to_phys(skb_shinfo(skb)->frags[i].page)) +
  101. skb_shinfo(skb)->frags[i].page_offset,
  102. length, true);
  103. }
  104. }
  105. static inline void greth_enable_tx(struct greth_private *greth)
  106. {
  107. wmb();
  108. GRETH_REGORIN(greth->regs->control, GRETH_TXEN);
  109. }
  110. static inline void greth_disable_tx(struct greth_private *greth)
  111. {
  112. GRETH_REGANDIN(greth->regs->control, ~GRETH_TXEN);
  113. }
  114. static inline void greth_enable_rx(struct greth_private *greth)
  115. {
  116. wmb();
  117. GRETH_REGORIN(greth->regs->control, GRETH_RXEN);
  118. }
  119. static inline void greth_disable_rx(struct greth_private *greth)
  120. {
  121. GRETH_REGANDIN(greth->regs->control, ~GRETH_RXEN);
  122. }
  123. static inline void greth_enable_irqs(struct greth_private *greth)
  124. {
  125. GRETH_REGORIN(greth->regs->control, GRETH_RXI | GRETH_TXI);
  126. }
  127. static inline void greth_disable_irqs(struct greth_private *greth)
  128. {
  129. GRETH_REGANDIN(greth->regs->control, ~(GRETH_RXI|GRETH_TXI));
  130. }
  131. static inline void greth_write_bd(u32 *bd, u32 val)
  132. {
  133. __raw_writel(cpu_to_be32(val), bd);
  134. }
  135. static inline u32 greth_read_bd(u32 *bd)
  136. {
  137. return be32_to_cpu(__raw_readl(bd));
  138. }
  139. static void greth_clean_rings(struct greth_private *greth)
  140. {
  141. int i;
  142. struct greth_bd *rx_bdp = greth->rx_bd_base;
  143. struct greth_bd *tx_bdp = greth->tx_bd_base;
  144. if (greth->gbit_mac) {
  145. /* Free and unmap RX buffers */
  146. for (i = 0; i < GRETH_RXBD_NUM; i++, rx_bdp++) {
  147. if (greth->rx_skbuff[i] != NULL) {
  148. dev_kfree_skb(greth->rx_skbuff[i]);
  149. dma_unmap_single(greth->dev,
  150. greth_read_bd(&rx_bdp->addr),
  151. MAX_FRAME_SIZE+NET_IP_ALIGN,
  152. DMA_FROM_DEVICE);
  153. }
  154. }
  155. /* TX buffers */
  156. while (greth->tx_free < GRETH_TXBD_NUM) {
  157. struct sk_buff *skb = greth->tx_skbuff[greth->tx_last];
  158. int nr_frags = skb_shinfo(skb)->nr_frags;
  159. tx_bdp = greth->tx_bd_base + greth->tx_last;
  160. greth->tx_last = NEXT_TX(greth->tx_last);
  161. dma_unmap_single(greth->dev,
  162. greth_read_bd(&tx_bdp->addr),
  163. skb_headlen(skb),
  164. DMA_TO_DEVICE);
  165. for (i = 0; i < nr_frags; i++) {
  166. skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
  167. tx_bdp = greth->tx_bd_base + greth->tx_last;
  168. dma_unmap_page(greth->dev,
  169. greth_read_bd(&tx_bdp->addr),
  170. frag->size,
  171. DMA_TO_DEVICE);
  172. greth->tx_last = NEXT_TX(greth->tx_last);
  173. }
  174. greth->tx_free += nr_frags+1;
  175. dev_kfree_skb(skb);
  176. }
  177. } else { /* 10/100 Mbps MAC */
  178. for (i = 0; i < GRETH_RXBD_NUM; i++, rx_bdp++) {
  179. kfree(greth->rx_bufs[i]);
  180. dma_unmap_single(greth->dev,
  181. greth_read_bd(&rx_bdp->addr),
  182. MAX_FRAME_SIZE,
  183. DMA_FROM_DEVICE);
  184. }
  185. for (i = 0; i < GRETH_TXBD_NUM; i++, tx_bdp++) {
  186. kfree(greth->tx_bufs[i]);
  187. dma_unmap_single(greth->dev,
  188. greth_read_bd(&tx_bdp->addr),
  189. MAX_FRAME_SIZE,
  190. DMA_TO_DEVICE);
  191. }
  192. }
  193. }
  194. static int greth_init_rings(struct greth_private *greth)
  195. {
  196. struct sk_buff *skb;
  197. struct greth_bd *rx_bd, *tx_bd;
  198. u32 dma_addr;
  199. int i;
  200. rx_bd = greth->rx_bd_base;
  201. tx_bd = greth->tx_bd_base;
  202. /* Initialize descriptor rings and buffers */
  203. if (greth->gbit_mac) {
  204. for (i = 0; i < GRETH_RXBD_NUM; i++) {
  205. skb = netdev_alloc_skb(greth->netdev, MAX_FRAME_SIZE+NET_IP_ALIGN);
  206. if (skb == NULL) {
  207. if (netif_msg_ifup(greth))
  208. dev_err(greth->dev, "Error allocating DMA ring.\n");
  209. goto cleanup;
  210. }
  211. skb_reserve(skb, NET_IP_ALIGN);
  212. dma_addr = dma_map_single(greth->dev,
  213. skb->data,
  214. MAX_FRAME_SIZE+NET_IP_ALIGN,
  215. DMA_FROM_DEVICE);
  216. if (dma_mapping_error(greth->dev, dma_addr)) {
  217. if (netif_msg_ifup(greth))
  218. dev_err(greth->dev, "Could not create initial DMA mapping\n");
  219. goto cleanup;
  220. }
  221. greth->rx_skbuff[i] = skb;
  222. greth_write_bd(&rx_bd[i].addr, dma_addr);
  223. greth_write_bd(&rx_bd[i].stat, GRETH_BD_EN | GRETH_BD_IE);
  224. }
  225. } else {
  226. /* 10/100 MAC uses a fixed set of buffers and copy to/from SKBs */
  227. for (i = 0; i < GRETH_RXBD_NUM; i++) {
  228. greth->rx_bufs[i] = kmalloc(MAX_FRAME_SIZE, GFP_KERNEL);
  229. if (greth->rx_bufs[i] == NULL) {
  230. if (netif_msg_ifup(greth))
  231. dev_err(greth->dev, "Error allocating DMA ring.\n");
  232. goto cleanup;
  233. }
  234. dma_addr = dma_map_single(greth->dev,
  235. greth->rx_bufs[i],
  236. MAX_FRAME_SIZE,
  237. DMA_FROM_DEVICE);
  238. if (dma_mapping_error(greth->dev, dma_addr)) {
  239. if (netif_msg_ifup(greth))
  240. dev_err(greth->dev, "Could not create initial DMA mapping\n");
  241. goto cleanup;
  242. }
  243. greth_write_bd(&rx_bd[i].addr, dma_addr);
  244. greth_write_bd(&rx_bd[i].stat, GRETH_BD_EN | GRETH_BD_IE);
  245. }
  246. for (i = 0; i < GRETH_TXBD_NUM; i++) {
  247. greth->tx_bufs[i] = kmalloc(MAX_FRAME_SIZE, GFP_KERNEL);
  248. if (greth->tx_bufs[i] == NULL) {
  249. if (netif_msg_ifup(greth))
  250. dev_err(greth->dev, "Error allocating DMA ring.\n");
  251. goto cleanup;
  252. }
  253. dma_addr = dma_map_single(greth->dev,
  254. greth->tx_bufs[i],
  255. MAX_FRAME_SIZE,
  256. DMA_TO_DEVICE);
  257. if (dma_mapping_error(greth->dev, dma_addr)) {
  258. if (netif_msg_ifup(greth))
  259. dev_err(greth->dev, "Could not create initial DMA mapping\n");
  260. goto cleanup;
  261. }
  262. greth_write_bd(&tx_bd[i].addr, dma_addr);
  263. greth_write_bd(&tx_bd[i].stat, 0);
  264. }
  265. }
  266. greth_write_bd(&rx_bd[GRETH_RXBD_NUM - 1].stat,
  267. greth_read_bd(&rx_bd[GRETH_RXBD_NUM - 1].stat) | GRETH_BD_WR);
  268. /* Initialize pointers. */
  269. greth->rx_cur = 0;
  270. greth->tx_next = 0;
  271. greth->tx_last = 0;
  272. greth->tx_free = GRETH_TXBD_NUM;
  273. /* Initialize descriptor base address */
  274. GRETH_REGSAVE(greth->regs->tx_desc_p, greth->tx_bd_base_phys);
  275. GRETH_REGSAVE(greth->regs->rx_desc_p, greth->rx_bd_base_phys);
  276. return 0;
  277. cleanup:
  278. greth_clean_rings(greth);
  279. return -ENOMEM;
  280. }
  281. static int greth_open(struct net_device *dev)
  282. {
  283. struct greth_private *greth = netdev_priv(dev);
  284. int err;
  285. err = greth_init_rings(greth);
  286. if (err) {
  287. if (netif_msg_ifup(greth))
  288. dev_err(&dev->dev, "Could not allocate memory for DMA rings\n");
  289. return err;
  290. }
  291. err = request_irq(greth->irq, greth_interrupt, 0, "eth", (void *) dev);
  292. if (err) {
  293. if (netif_msg_ifup(greth))
  294. dev_err(&dev->dev, "Could not allocate interrupt %d\n", dev->irq);
  295. greth_clean_rings(greth);
  296. return err;
  297. }
  298. if (netif_msg_ifup(greth))
  299. dev_dbg(&dev->dev, " starting queue\n");
  300. netif_start_queue(dev);
  301. GRETH_REGSAVE(greth->regs->status, 0xFF);
  302. napi_enable(&greth->napi);
  303. greth_enable_irqs(greth);
  304. greth_enable_tx(greth);
  305. greth_enable_rx(greth);
  306. return 0;
  307. }
  308. static int greth_close(struct net_device *dev)
  309. {
  310. struct greth_private *greth = netdev_priv(dev);
  311. napi_disable(&greth->napi);
  312. greth_disable_irqs(greth);
  313. greth_disable_tx(greth);
  314. greth_disable_rx(greth);
  315. netif_stop_queue(dev);
  316. free_irq(greth->irq, (void *) dev);
  317. greth_clean_rings(greth);
  318. return 0;
  319. }
  320. static netdev_tx_t
  321. greth_start_xmit(struct sk_buff *skb, struct net_device *dev)
  322. {
  323. struct greth_private *greth = netdev_priv(dev);
  324. struct greth_bd *bdp;
  325. int err = NETDEV_TX_OK;
  326. u32 status, dma_addr, ctrl;
  327. unsigned long flags;
  328. /* Clean TX Ring */
  329. greth_clean_tx(greth->netdev);
  330. if (unlikely(greth->tx_free <= 0)) {
  331. spin_lock_irqsave(&greth->devlock, flags);/*save from poll/irq*/
  332. ctrl = GRETH_REGLOAD(greth->regs->control);
  333. /* Enable TX IRQ only if not already in poll() routine */
  334. if (ctrl & GRETH_RXI)
  335. GRETH_REGSAVE(greth->regs->control, ctrl | GRETH_TXI);
  336. netif_stop_queue(dev);
  337. spin_unlock_irqrestore(&greth->devlock, flags);
  338. return NETDEV_TX_BUSY;
  339. }
  340. if (netif_msg_pktdata(greth))
  341. greth_print_tx_packet(skb);
  342. if (unlikely(skb->len > MAX_FRAME_SIZE)) {
  343. dev->stats.tx_errors++;
  344. goto out;
  345. }
  346. bdp = greth->tx_bd_base + greth->tx_next;
  347. dma_addr = greth_read_bd(&bdp->addr);
  348. memcpy((unsigned char *) phys_to_virt(dma_addr), skb->data, skb->len);
  349. dma_sync_single_for_device(greth->dev, dma_addr, skb->len, DMA_TO_DEVICE);
  350. status = GRETH_BD_EN | GRETH_BD_IE | (skb->len & GRETH_BD_LEN);
  351. /* Wrap around descriptor ring */
  352. if (greth->tx_next == GRETH_TXBD_NUM_MASK) {
  353. status |= GRETH_BD_WR;
  354. }
  355. greth->tx_next = NEXT_TX(greth->tx_next);
  356. greth->tx_free--;
  357. /* Write descriptor control word and enable transmission */
  358. greth_write_bd(&bdp->stat, status);
  359. spin_lock_irqsave(&greth->devlock, flags); /*save from poll/irq*/
  360. greth_enable_tx(greth);
  361. spin_unlock_irqrestore(&greth->devlock, flags);
  362. out:
  363. dev_kfree_skb(skb);
  364. return err;
  365. }
  366. static netdev_tx_t
  367. greth_start_xmit_gbit(struct sk_buff *skb, struct net_device *dev)
  368. {
  369. struct greth_private *greth = netdev_priv(dev);
  370. struct greth_bd *bdp;
  371. u32 status = 0, dma_addr, ctrl;
  372. int curr_tx, nr_frags, i, err = NETDEV_TX_OK;
  373. unsigned long flags;
  374. nr_frags = skb_shinfo(skb)->nr_frags;
  375. /* Clean TX Ring */
  376. greth_clean_tx_gbit(dev);
  377. if (greth->tx_free < nr_frags + 1) {
  378. spin_lock_irqsave(&greth->devlock, flags);/*save from poll/irq*/
  379. ctrl = GRETH_REGLOAD(greth->regs->control);
  380. /* Enable TX IRQ only if not already in poll() routine */
  381. if (ctrl & GRETH_RXI)
  382. GRETH_REGSAVE(greth->regs->control, ctrl | GRETH_TXI);
  383. netif_stop_queue(dev);
  384. spin_unlock_irqrestore(&greth->devlock, flags);
  385. err = NETDEV_TX_BUSY;
  386. goto out;
  387. }
  388. if (netif_msg_pktdata(greth))
  389. greth_print_tx_packet(skb);
  390. if (unlikely(skb->len > MAX_FRAME_SIZE)) {
  391. dev->stats.tx_errors++;
  392. goto out;
  393. }
  394. /* Save skb pointer. */
  395. greth->tx_skbuff[greth->tx_next] = skb;
  396. /* Linear buf */
  397. if (nr_frags != 0)
  398. status = GRETH_TXBD_MORE;
  399. status |= GRETH_TXBD_CSALL;
  400. status |= skb_headlen(skb) & GRETH_BD_LEN;
  401. if (greth->tx_next == GRETH_TXBD_NUM_MASK)
  402. status |= GRETH_BD_WR;
  403. bdp = greth->tx_bd_base + greth->tx_next;
  404. greth_write_bd(&bdp->stat, status);
  405. dma_addr = dma_map_single(greth->dev, skb->data, skb_headlen(skb), DMA_TO_DEVICE);
  406. if (unlikely(dma_mapping_error(greth->dev, dma_addr)))
  407. goto map_error;
  408. greth_write_bd(&bdp->addr, dma_addr);
  409. curr_tx = NEXT_TX(greth->tx_next);
  410. /* Frags */
  411. for (i = 0; i < nr_frags; i++) {
  412. skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
  413. greth->tx_skbuff[curr_tx] = NULL;
  414. bdp = greth->tx_bd_base + curr_tx;
  415. status = GRETH_TXBD_CSALL | GRETH_BD_EN;
  416. status |= frag->size & GRETH_BD_LEN;
  417. /* Wrap around descriptor ring */
  418. if (curr_tx == GRETH_TXBD_NUM_MASK)
  419. status |= GRETH_BD_WR;
  420. /* More fragments left */
  421. if (i < nr_frags - 1)
  422. status |= GRETH_TXBD_MORE;
  423. else
  424. status |= GRETH_BD_IE; /* enable IRQ on last fragment */
  425. greth_write_bd(&bdp->stat, status);
  426. dma_addr = dma_map_page(greth->dev,
  427. frag->page,
  428. frag->page_offset,
  429. frag->size,
  430. DMA_TO_DEVICE);
  431. if (unlikely(dma_mapping_error(greth->dev, dma_addr)))
  432. goto frag_map_error;
  433. greth_write_bd(&bdp->addr, dma_addr);
  434. curr_tx = NEXT_TX(curr_tx);
  435. }
  436. wmb();
  437. /* Enable the descriptor chain by enabling the first descriptor */
  438. bdp = greth->tx_bd_base + greth->tx_next;
  439. greth_write_bd(&bdp->stat, greth_read_bd(&bdp->stat) | GRETH_BD_EN);
  440. greth->tx_next = curr_tx;
  441. greth->tx_free -= nr_frags + 1;
  442. wmb();
  443. spin_lock_irqsave(&greth->devlock, flags); /*save from poll/irq*/
  444. greth_enable_tx(greth);
  445. spin_unlock_irqrestore(&greth->devlock, flags);
  446. return NETDEV_TX_OK;
  447. frag_map_error:
  448. /* Unmap SKB mappings that succeeded and disable descriptor */
  449. for (i = 0; greth->tx_next + i != curr_tx; i++) {
  450. bdp = greth->tx_bd_base + greth->tx_next + i;
  451. dma_unmap_single(greth->dev,
  452. greth_read_bd(&bdp->addr),
  453. greth_read_bd(&bdp->stat) & GRETH_BD_LEN,
  454. DMA_TO_DEVICE);
  455. greth_write_bd(&bdp->stat, 0);
  456. }
  457. map_error:
  458. if (net_ratelimit())
  459. dev_warn(greth->dev, "Could not create TX DMA mapping\n");
  460. dev_kfree_skb(skb);
  461. out:
  462. return err;
  463. }
  464. static irqreturn_t greth_interrupt(int irq, void *dev_id)
  465. {
  466. struct net_device *dev = dev_id;
  467. struct greth_private *greth;
  468. u32 status, ctrl;
  469. irqreturn_t retval = IRQ_NONE;
  470. greth = netdev_priv(dev);
  471. spin_lock(&greth->devlock);
  472. /* Get the interrupt events that caused us to be here. */
  473. status = GRETH_REGLOAD(greth->regs->status);
  474. /* Must see if interrupts are enabled also, INT_TX|INT_RX flags may be
  475. * set regardless of whether IRQ is enabled or not. Especially
  476. * important when shared IRQ.
  477. */
  478. ctrl = GRETH_REGLOAD(greth->regs->control);
  479. /* Handle rx and tx interrupts through poll */
  480. if (((status & (GRETH_INT_RE | GRETH_INT_RX)) && (ctrl & GRETH_RXI)) ||
  481. ((status & (GRETH_INT_TE | GRETH_INT_TX)) && (ctrl & GRETH_TXI))) {
  482. retval = IRQ_HANDLED;
  483. /* Disable interrupts and schedule poll() */
  484. greth_disable_irqs(greth);
  485. napi_schedule(&greth->napi);
  486. }
  487. mmiowb();
  488. spin_unlock(&greth->devlock);
  489. return retval;
  490. }
  491. static void greth_clean_tx(struct net_device *dev)
  492. {
  493. struct greth_private *greth;
  494. struct greth_bd *bdp;
  495. u32 stat;
  496. greth = netdev_priv(dev);
  497. while (1) {
  498. bdp = greth->tx_bd_base + greth->tx_last;
  499. GRETH_REGSAVE(greth->regs->status, GRETH_INT_TE | GRETH_INT_TX);
  500. mb();
  501. stat = greth_read_bd(&bdp->stat);
  502. if (unlikely(stat & GRETH_BD_EN))
  503. break;
  504. if (greth->tx_free == GRETH_TXBD_NUM)
  505. break;
  506. /* Check status for errors */
  507. if (unlikely(stat & GRETH_TXBD_STATUS)) {
  508. dev->stats.tx_errors++;
  509. if (stat & GRETH_TXBD_ERR_AL)
  510. dev->stats.tx_aborted_errors++;
  511. if (stat & GRETH_TXBD_ERR_UE)
  512. dev->stats.tx_fifo_errors++;
  513. }
  514. dev->stats.tx_packets++;
  515. greth->tx_last = NEXT_TX(greth->tx_last);
  516. greth->tx_free++;
  517. }
  518. if (greth->tx_free > 0) {
  519. netif_wake_queue(dev);
  520. }
  521. }
  522. static inline void greth_update_tx_stats(struct net_device *dev, u32 stat)
  523. {
  524. /* Check status for errors */
  525. if (unlikely(stat & GRETH_TXBD_STATUS)) {
  526. dev->stats.tx_errors++;
  527. if (stat & GRETH_TXBD_ERR_AL)
  528. dev->stats.tx_aborted_errors++;
  529. if (stat & GRETH_TXBD_ERR_UE)
  530. dev->stats.tx_fifo_errors++;
  531. if (stat & GRETH_TXBD_ERR_LC)
  532. dev->stats.tx_aborted_errors++;
  533. }
  534. dev->stats.tx_packets++;
  535. }
  536. static void greth_clean_tx_gbit(struct net_device *dev)
  537. {
  538. struct greth_private *greth;
  539. struct greth_bd *bdp, *bdp_last_frag;
  540. struct sk_buff *skb;
  541. u32 stat;
  542. int nr_frags, i;
  543. greth = netdev_priv(dev);
  544. while (greth->tx_free < GRETH_TXBD_NUM) {
  545. skb = greth->tx_skbuff[greth->tx_last];
  546. nr_frags = skb_shinfo(skb)->nr_frags;
  547. /* We only clean fully completed SKBs */
  548. bdp_last_frag = greth->tx_bd_base + SKIP_TX(greth->tx_last, nr_frags);
  549. GRETH_REGSAVE(greth->regs->status, GRETH_INT_TE | GRETH_INT_TX);
  550. mb();
  551. stat = greth_read_bd(&bdp_last_frag->stat);
  552. if (stat & GRETH_BD_EN)
  553. break;
  554. greth->tx_skbuff[greth->tx_last] = NULL;
  555. greth_update_tx_stats(dev, stat);
  556. bdp = greth->tx_bd_base + greth->tx_last;
  557. greth->tx_last = NEXT_TX(greth->tx_last);
  558. dma_unmap_single(greth->dev,
  559. greth_read_bd(&bdp->addr),
  560. skb_headlen(skb),
  561. DMA_TO_DEVICE);
  562. for (i = 0; i < nr_frags; i++) {
  563. skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
  564. bdp = greth->tx_bd_base + greth->tx_last;
  565. dma_unmap_page(greth->dev,
  566. greth_read_bd(&bdp->addr),
  567. frag->size,
  568. DMA_TO_DEVICE);
  569. greth->tx_last = NEXT_TX(greth->tx_last);
  570. }
  571. greth->tx_free += nr_frags+1;
  572. dev_kfree_skb(skb);
  573. }
  574. if (netif_queue_stopped(dev) && (greth->tx_free > (MAX_SKB_FRAGS+1)))
  575. netif_wake_queue(dev);
  576. }
  577. static int greth_rx(struct net_device *dev, int limit)
  578. {
  579. struct greth_private *greth;
  580. struct greth_bd *bdp;
  581. struct sk_buff *skb;
  582. int pkt_len;
  583. int bad, count;
  584. u32 status, dma_addr;
  585. unsigned long flags;
  586. greth = netdev_priv(dev);
  587. for (count = 0; count < limit; ++count) {
  588. bdp = greth->rx_bd_base + greth->rx_cur;
  589. GRETH_REGSAVE(greth->regs->status, GRETH_INT_RE | GRETH_INT_RX);
  590. mb();
  591. status = greth_read_bd(&bdp->stat);
  592. if (unlikely(status & GRETH_BD_EN)) {
  593. break;
  594. }
  595. dma_addr = greth_read_bd(&bdp->addr);
  596. bad = 0;
  597. /* Check status for errors. */
  598. if (unlikely(status & GRETH_RXBD_STATUS)) {
  599. if (status & GRETH_RXBD_ERR_FT) {
  600. dev->stats.rx_length_errors++;
  601. bad = 1;
  602. }
  603. if (status & (GRETH_RXBD_ERR_AE | GRETH_RXBD_ERR_OE)) {
  604. dev->stats.rx_frame_errors++;
  605. bad = 1;
  606. }
  607. if (status & GRETH_RXBD_ERR_CRC) {
  608. dev->stats.rx_crc_errors++;
  609. bad = 1;
  610. }
  611. }
  612. if (unlikely(bad)) {
  613. dev->stats.rx_errors++;
  614. } else {
  615. pkt_len = status & GRETH_BD_LEN;
  616. skb = netdev_alloc_skb(dev, pkt_len + NET_IP_ALIGN);
  617. if (unlikely(skb == NULL)) {
  618. if (net_ratelimit())
  619. dev_warn(&dev->dev, "low on memory - " "packet dropped\n");
  620. dev->stats.rx_dropped++;
  621. } else {
  622. skb_reserve(skb, NET_IP_ALIGN);
  623. skb->dev = dev;
  624. dma_sync_single_for_cpu(greth->dev,
  625. dma_addr,
  626. pkt_len,
  627. DMA_FROM_DEVICE);
  628. if (netif_msg_pktdata(greth))
  629. greth_print_rx_packet(phys_to_virt(dma_addr), pkt_len);
  630. memcpy(skb_put(skb, pkt_len), phys_to_virt(dma_addr), pkt_len);
  631. skb->protocol = eth_type_trans(skb, dev);
  632. dev->stats.rx_packets++;
  633. netif_receive_skb(skb);
  634. }
  635. }
  636. status = GRETH_BD_EN | GRETH_BD_IE;
  637. if (greth->rx_cur == GRETH_RXBD_NUM_MASK) {
  638. status |= GRETH_BD_WR;
  639. }
  640. wmb();
  641. greth_write_bd(&bdp->stat, status);
  642. dma_sync_single_for_device(greth->dev, dma_addr, MAX_FRAME_SIZE, DMA_FROM_DEVICE);
  643. spin_lock_irqsave(&greth->devlock, flags); /* save from XMIT */
  644. greth_enable_rx(greth);
  645. spin_unlock_irqrestore(&greth->devlock, flags);
  646. greth->rx_cur = NEXT_RX(greth->rx_cur);
  647. }
  648. return count;
  649. }
  650. static inline int hw_checksummed(u32 status)
  651. {
  652. if (status & GRETH_RXBD_IP_FRAG)
  653. return 0;
  654. if (status & GRETH_RXBD_IP && status & GRETH_RXBD_IP_CSERR)
  655. return 0;
  656. if (status & GRETH_RXBD_UDP && status & GRETH_RXBD_UDP_CSERR)
  657. return 0;
  658. if (status & GRETH_RXBD_TCP && status & GRETH_RXBD_TCP_CSERR)
  659. return 0;
  660. return 1;
  661. }
  662. static int greth_rx_gbit(struct net_device *dev, int limit)
  663. {
  664. struct greth_private *greth;
  665. struct greth_bd *bdp;
  666. struct sk_buff *skb, *newskb;
  667. int pkt_len;
  668. int bad, count = 0;
  669. u32 status, dma_addr;
  670. unsigned long flags;
  671. greth = netdev_priv(dev);
  672. for (count = 0; count < limit; ++count) {
  673. bdp = greth->rx_bd_base + greth->rx_cur;
  674. skb = greth->rx_skbuff[greth->rx_cur];
  675. GRETH_REGSAVE(greth->regs->status, GRETH_INT_RE | GRETH_INT_RX);
  676. mb();
  677. status = greth_read_bd(&bdp->stat);
  678. bad = 0;
  679. if (status & GRETH_BD_EN)
  680. break;
  681. /* Check status for errors. */
  682. if (unlikely(status & GRETH_RXBD_STATUS)) {
  683. if (status & GRETH_RXBD_ERR_FT) {
  684. dev->stats.rx_length_errors++;
  685. bad = 1;
  686. } else if (status &
  687. (GRETH_RXBD_ERR_AE | GRETH_RXBD_ERR_OE | GRETH_RXBD_ERR_LE)) {
  688. dev->stats.rx_frame_errors++;
  689. bad = 1;
  690. } else if (status & GRETH_RXBD_ERR_CRC) {
  691. dev->stats.rx_crc_errors++;
  692. bad = 1;
  693. }
  694. }
  695. /* Allocate new skb to replace current, not needed if the
  696. * current skb can be reused */
  697. if (!bad && (newskb=netdev_alloc_skb(dev, MAX_FRAME_SIZE + NET_IP_ALIGN))) {
  698. skb_reserve(newskb, NET_IP_ALIGN);
  699. dma_addr = dma_map_single(greth->dev,
  700. newskb->data,
  701. MAX_FRAME_SIZE + NET_IP_ALIGN,
  702. DMA_FROM_DEVICE);
  703. if (!dma_mapping_error(greth->dev, dma_addr)) {
  704. /* Process the incoming frame. */
  705. pkt_len = status & GRETH_BD_LEN;
  706. dma_unmap_single(greth->dev,
  707. greth_read_bd(&bdp->addr),
  708. MAX_FRAME_SIZE + NET_IP_ALIGN,
  709. DMA_FROM_DEVICE);
  710. if (netif_msg_pktdata(greth))
  711. greth_print_rx_packet(phys_to_virt(greth_read_bd(&bdp->addr)), pkt_len);
  712. skb_put(skb, pkt_len);
  713. if (dev->features & NETIF_F_RXCSUM && hw_checksummed(status))
  714. skb->ip_summed = CHECKSUM_UNNECESSARY;
  715. else
  716. skb_checksum_none_assert(skb);
  717. skb->protocol = eth_type_trans(skb, dev);
  718. dev->stats.rx_packets++;
  719. netif_receive_skb(skb);
  720. greth->rx_skbuff[greth->rx_cur] = newskb;
  721. greth_write_bd(&bdp->addr, dma_addr);
  722. } else {
  723. if (net_ratelimit())
  724. dev_warn(greth->dev, "Could not create DMA mapping, dropping packet\n");
  725. dev_kfree_skb(newskb);
  726. /* reusing current skb, so it is a drop */
  727. dev->stats.rx_dropped++;
  728. }
  729. } else if (bad) {
  730. /* Bad Frame transfer, the skb is reused */
  731. dev->stats.rx_dropped++;
  732. } else {
  733. /* Failed Allocating a new skb. This is rather stupid
  734. * but the current "filled" skb is reused, as if
  735. * transfer failure. One could argue that RX descriptor
  736. * table handling should be divided into cleaning and
  737. * filling as the TX part of the driver
  738. */
  739. if (net_ratelimit())
  740. dev_warn(greth->dev, "Could not allocate SKB, dropping packet\n");
  741. /* reusing current skb, so it is a drop */
  742. dev->stats.rx_dropped++;
  743. }
  744. status = GRETH_BD_EN | GRETH_BD_IE;
  745. if (greth->rx_cur == GRETH_RXBD_NUM_MASK) {
  746. status |= GRETH_BD_WR;
  747. }
  748. wmb();
  749. greth_write_bd(&bdp->stat, status);
  750. spin_lock_irqsave(&greth->devlock, flags);
  751. greth_enable_rx(greth);
  752. spin_unlock_irqrestore(&greth->devlock, flags);
  753. greth->rx_cur = NEXT_RX(greth->rx_cur);
  754. }
  755. return count;
  756. }
  757. static int greth_poll(struct napi_struct *napi, int budget)
  758. {
  759. struct greth_private *greth;
  760. int work_done = 0;
  761. unsigned long flags;
  762. u32 mask, ctrl;
  763. greth = container_of(napi, struct greth_private, napi);
  764. restart_txrx_poll:
  765. if (netif_queue_stopped(greth->netdev)) {
  766. if (greth->gbit_mac)
  767. greth_clean_tx_gbit(greth->netdev);
  768. else
  769. greth_clean_tx(greth->netdev);
  770. }
  771. if (greth->gbit_mac) {
  772. work_done += greth_rx_gbit(greth->netdev, budget - work_done);
  773. } else {
  774. work_done += greth_rx(greth->netdev, budget - work_done);
  775. }
  776. if (work_done < budget) {
  777. spin_lock_irqsave(&greth->devlock, flags);
  778. ctrl = GRETH_REGLOAD(greth->regs->control);
  779. if (netif_queue_stopped(greth->netdev)) {
  780. GRETH_REGSAVE(greth->regs->control,
  781. ctrl | GRETH_TXI | GRETH_RXI);
  782. mask = GRETH_INT_RX | GRETH_INT_RE |
  783. GRETH_INT_TX | GRETH_INT_TE;
  784. } else {
  785. GRETH_REGSAVE(greth->regs->control, ctrl | GRETH_RXI);
  786. mask = GRETH_INT_RX | GRETH_INT_RE;
  787. }
  788. if (GRETH_REGLOAD(greth->regs->status) & mask) {
  789. GRETH_REGSAVE(greth->regs->control, ctrl);
  790. spin_unlock_irqrestore(&greth->devlock, flags);
  791. goto restart_txrx_poll;
  792. } else {
  793. __napi_complete(napi);
  794. spin_unlock_irqrestore(&greth->devlock, flags);
  795. }
  796. }
  797. return work_done;
  798. }
  799. static int greth_set_mac_add(struct net_device *dev, void *p)
  800. {
  801. struct sockaddr *addr = p;
  802. struct greth_private *greth;
  803. struct greth_regs *regs;
  804. greth = netdev_priv(dev);
  805. regs = (struct greth_regs *) greth->regs;
  806. if (!is_valid_ether_addr(addr->sa_data))
  807. return -EINVAL;
  808. memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
  809. GRETH_REGSAVE(regs->esa_msb, addr->sa_data[0] << 8 | addr->sa_data[1]);
  810. GRETH_REGSAVE(regs->esa_lsb,
  811. addr->sa_data[2] << 24 | addr->
  812. sa_data[3] << 16 | addr->sa_data[4] << 8 | addr->sa_data[5]);
  813. return 0;
  814. }
  815. static u32 greth_hash_get_index(__u8 *addr)
  816. {
  817. return (ether_crc(6, addr)) & 0x3F;
  818. }
  819. static void greth_set_hash_filter(struct net_device *dev)
  820. {
  821. struct netdev_hw_addr *ha;
  822. struct greth_private *greth = netdev_priv(dev);
  823. struct greth_regs *regs = (struct greth_regs *) greth->regs;
  824. u32 mc_filter[2];
  825. unsigned int bitnr;
  826. mc_filter[0] = mc_filter[1] = 0;
  827. netdev_for_each_mc_addr(ha, dev) {
  828. bitnr = greth_hash_get_index(ha->addr);
  829. mc_filter[bitnr >> 5] |= 1 << (bitnr & 31);
  830. }
  831. GRETH_REGSAVE(regs->hash_msb, mc_filter[1]);
  832. GRETH_REGSAVE(regs->hash_lsb, mc_filter[0]);
  833. }
  834. static void greth_set_multicast_list(struct net_device *dev)
  835. {
  836. int cfg;
  837. struct greth_private *greth = netdev_priv(dev);
  838. struct greth_regs *regs = (struct greth_regs *) greth->regs;
  839. cfg = GRETH_REGLOAD(regs->control);
  840. if (dev->flags & IFF_PROMISC)
  841. cfg |= GRETH_CTRL_PR;
  842. else
  843. cfg &= ~GRETH_CTRL_PR;
  844. if (greth->multicast) {
  845. if (dev->flags & IFF_ALLMULTI) {
  846. GRETH_REGSAVE(regs->hash_msb, -1);
  847. GRETH_REGSAVE(regs->hash_lsb, -1);
  848. cfg |= GRETH_CTRL_MCEN;
  849. GRETH_REGSAVE(regs->control, cfg);
  850. return;
  851. }
  852. if (netdev_mc_empty(dev)) {
  853. cfg &= ~GRETH_CTRL_MCEN;
  854. GRETH_REGSAVE(regs->control, cfg);
  855. return;
  856. }
  857. /* Setup multicast filter */
  858. greth_set_hash_filter(dev);
  859. cfg |= GRETH_CTRL_MCEN;
  860. }
  861. GRETH_REGSAVE(regs->control, cfg);
  862. }
  863. static u32 greth_get_msglevel(struct net_device *dev)
  864. {
  865. struct greth_private *greth = netdev_priv(dev);
  866. return greth->msg_enable;
  867. }
  868. static void greth_set_msglevel(struct net_device *dev, u32 value)
  869. {
  870. struct greth_private *greth = netdev_priv(dev);
  871. greth->msg_enable = value;
  872. }
  873. static int greth_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
  874. {
  875. struct greth_private *greth = netdev_priv(dev);
  876. struct phy_device *phy = greth->phy;
  877. if (!phy)
  878. return -ENODEV;
  879. return phy_ethtool_gset(phy, cmd);
  880. }
  881. static int greth_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
  882. {
  883. struct greth_private *greth = netdev_priv(dev);
  884. struct phy_device *phy = greth->phy;
  885. if (!phy)
  886. return -ENODEV;
  887. return phy_ethtool_sset(phy, cmd);
  888. }
  889. static int greth_get_regs_len(struct net_device *dev)
  890. {
  891. return sizeof(struct greth_regs);
  892. }
  893. static void greth_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
  894. {
  895. struct greth_private *greth = netdev_priv(dev);
  896. strncpy(info->driver, dev_driver_string(greth->dev), 32);
  897. strncpy(info->version, "revision: 1.0", 32);
  898. strncpy(info->bus_info, greth->dev->bus->name, 32);
  899. strncpy(info->fw_version, "N/A", 32);
  900. info->eedump_len = 0;
  901. info->regdump_len = sizeof(struct greth_regs);
  902. }
  903. static void greth_get_regs(struct net_device *dev, struct ethtool_regs *regs, void *p)
  904. {
  905. int i;
  906. struct greth_private *greth = netdev_priv(dev);
  907. u32 __iomem *greth_regs = (u32 __iomem *) greth->regs;
  908. u32 *buff = p;
  909. for (i = 0; i < sizeof(struct greth_regs) / sizeof(u32); i++)
  910. buff[i] = greth_read_bd(&greth_regs[i]);
  911. }
  912. static const struct ethtool_ops greth_ethtool_ops = {
  913. .get_msglevel = greth_get_msglevel,
  914. .set_msglevel = greth_set_msglevel,
  915. .get_settings = greth_get_settings,
  916. .set_settings = greth_set_settings,
  917. .get_drvinfo = greth_get_drvinfo,
  918. .get_regs_len = greth_get_regs_len,
  919. .get_regs = greth_get_regs,
  920. .get_link = ethtool_op_get_link,
  921. };
  922. static struct net_device_ops greth_netdev_ops = {
  923. .ndo_open = greth_open,
  924. .ndo_stop = greth_close,
  925. .ndo_start_xmit = greth_start_xmit,
  926. .ndo_set_mac_address = greth_set_mac_add,
  927. .ndo_validate_addr = eth_validate_addr,
  928. };
  929. static inline int wait_for_mdio(struct greth_private *greth)
  930. {
  931. unsigned long timeout = jiffies + 4*HZ/100;
  932. while (GRETH_REGLOAD(greth->regs->mdio) & GRETH_MII_BUSY) {
  933. if (time_after(jiffies, timeout))
  934. return 0;
  935. }
  936. return 1;
  937. }
  938. static int greth_mdio_read(struct mii_bus *bus, int phy, int reg)
  939. {
  940. struct greth_private *greth = bus->priv;
  941. int data;
  942. if (!wait_for_mdio(greth))
  943. return -EBUSY;
  944. GRETH_REGSAVE(greth->regs->mdio, ((phy & 0x1F) << 11) | ((reg & 0x1F) << 6) | 2);
  945. if (!wait_for_mdio(greth))
  946. return -EBUSY;
  947. if (!(GRETH_REGLOAD(greth->regs->mdio) & GRETH_MII_NVALID)) {
  948. data = (GRETH_REGLOAD(greth->regs->mdio) >> 16) & 0xFFFF;
  949. return data;
  950. } else {
  951. return -1;
  952. }
  953. }
  954. static int greth_mdio_write(struct mii_bus *bus, int phy, int reg, u16 val)
  955. {
  956. struct greth_private *greth = bus->priv;
  957. if (!wait_for_mdio(greth))
  958. return -EBUSY;
  959. GRETH_REGSAVE(greth->regs->mdio,
  960. ((val & 0xFFFF) << 16) | ((phy & 0x1F) << 11) | ((reg & 0x1F) << 6) | 1);
  961. if (!wait_for_mdio(greth))
  962. return -EBUSY;
  963. return 0;
  964. }
  965. static int greth_mdio_reset(struct mii_bus *bus)
  966. {
  967. return 0;
  968. }
  969. static void greth_link_change(struct net_device *dev)
  970. {
  971. struct greth_private *greth = netdev_priv(dev);
  972. struct phy_device *phydev = greth->phy;
  973. unsigned long flags;
  974. int status_change = 0;
  975. u32 ctrl;
  976. spin_lock_irqsave(&greth->devlock, flags);
  977. if (phydev->link) {
  978. if ((greth->speed != phydev->speed) || (greth->duplex != phydev->duplex)) {
  979. ctrl = GRETH_REGLOAD(greth->regs->control) &
  980. ~(GRETH_CTRL_FD | GRETH_CTRL_SP | GRETH_CTRL_GB);
  981. if (phydev->duplex)
  982. ctrl |= GRETH_CTRL_FD;
  983. if (phydev->speed == SPEED_100)
  984. ctrl |= GRETH_CTRL_SP;
  985. else if (phydev->speed == SPEED_1000)
  986. ctrl |= GRETH_CTRL_GB;
  987. GRETH_REGSAVE(greth->regs->control, ctrl);
  988. greth->speed = phydev->speed;
  989. greth->duplex = phydev->duplex;
  990. status_change = 1;
  991. }
  992. }
  993. if (phydev->link != greth->link) {
  994. if (!phydev->link) {
  995. greth->speed = 0;
  996. greth->duplex = -1;
  997. }
  998. greth->link = phydev->link;
  999. status_change = 1;
  1000. }
  1001. spin_unlock_irqrestore(&greth->devlock, flags);
  1002. if (status_change) {
  1003. if (phydev->link)
  1004. pr_debug("%s: link up (%d/%s)\n",
  1005. dev->name, phydev->speed,
  1006. DUPLEX_FULL == phydev->duplex ? "Full" : "Half");
  1007. else
  1008. pr_debug("%s: link down\n", dev->name);
  1009. }
  1010. }
  1011. static int greth_mdio_probe(struct net_device *dev)
  1012. {
  1013. struct greth_private *greth = netdev_priv(dev);
  1014. struct phy_device *phy = NULL;
  1015. int ret;
  1016. /* Find the first PHY */
  1017. phy = phy_find_first(greth->mdio);
  1018. if (!phy) {
  1019. if (netif_msg_probe(greth))
  1020. dev_err(&dev->dev, "no PHY found\n");
  1021. return -ENXIO;
  1022. }
  1023. ret = phy_connect_direct(dev, phy, &greth_link_change,
  1024. 0, greth->gbit_mac ?
  1025. PHY_INTERFACE_MODE_GMII :
  1026. PHY_INTERFACE_MODE_MII);
  1027. if (ret) {
  1028. if (netif_msg_ifup(greth))
  1029. dev_err(&dev->dev, "could not attach to PHY\n");
  1030. return ret;
  1031. }
  1032. if (greth->gbit_mac)
  1033. phy->supported &= PHY_GBIT_FEATURES;
  1034. else
  1035. phy->supported &= PHY_BASIC_FEATURES;
  1036. phy->advertising = phy->supported;
  1037. greth->link = 0;
  1038. greth->speed = 0;
  1039. greth->duplex = -1;
  1040. greth->phy = phy;
  1041. return 0;
  1042. }
  1043. static inline int phy_aneg_done(struct phy_device *phydev)
  1044. {
  1045. int retval;
  1046. retval = phy_read(phydev, MII_BMSR);
  1047. return (retval < 0) ? retval : (retval & BMSR_ANEGCOMPLETE);
  1048. }
  1049. static int greth_mdio_init(struct greth_private *greth)
  1050. {
  1051. int ret, phy;
  1052. unsigned long timeout;
  1053. greth->mdio = mdiobus_alloc();
  1054. if (!greth->mdio) {
  1055. return -ENOMEM;
  1056. }
  1057. greth->mdio->name = "greth-mdio";
  1058. snprintf(greth->mdio->id, MII_BUS_ID_SIZE, "%s-%d", greth->mdio->name, greth->irq);
  1059. greth->mdio->read = greth_mdio_read;
  1060. greth->mdio->write = greth_mdio_write;
  1061. greth->mdio->reset = greth_mdio_reset;
  1062. greth->mdio->priv = greth;
  1063. greth->mdio->irq = greth->mdio_irqs;
  1064. for (phy = 0; phy < PHY_MAX_ADDR; phy++)
  1065. greth->mdio->irq[phy] = PHY_POLL;
  1066. ret = mdiobus_register(greth->mdio);
  1067. if (ret) {
  1068. goto error;
  1069. }
  1070. ret = greth_mdio_probe(greth->netdev);
  1071. if (ret) {
  1072. if (netif_msg_probe(greth))
  1073. dev_err(&greth->netdev->dev, "failed to probe MDIO bus\n");
  1074. goto unreg_mdio;
  1075. }
  1076. phy_start(greth->phy);
  1077. /* If Ethernet debug link is used make autoneg happen right away */
  1078. if (greth->edcl && greth_edcl == 1) {
  1079. phy_start_aneg(greth->phy);
  1080. timeout = jiffies + 6*HZ;
  1081. while (!phy_aneg_done(greth->phy) && time_before(jiffies, timeout)) {
  1082. }
  1083. genphy_read_status(greth->phy);
  1084. greth_link_change(greth->netdev);
  1085. }
  1086. return 0;
  1087. unreg_mdio:
  1088. mdiobus_unregister(greth->mdio);
  1089. error:
  1090. mdiobus_free(greth->mdio);
  1091. return ret;
  1092. }
  1093. /* Initialize the GRETH MAC */
  1094. static int __devinit greth_of_probe(struct platform_device *ofdev)
  1095. {
  1096. struct net_device *dev;
  1097. struct greth_private *greth;
  1098. struct greth_regs *regs;
  1099. int i;
  1100. int err;
  1101. int tmp;
  1102. unsigned long timeout;
  1103. dev = alloc_etherdev(sizeof(struct greth_private));
  1104. if (dev == NULL)
  1105. return -ENOMEM;
  1106. greth = netdev_priv(dev);
  1107. greth->netdev = dev;
  1108. greth->dev = &ofdev->dev;
  1109. if (greth_debug > 0)
  1110. greth->msg_enable = greth_debug;
  1111. else
  1112. greth->msg_enable = GRETH_DEF_MSG_ENABLE;
  1113. spin_lock_init(&greth->devlock);
  1114. greth->regs = of_ioremap(&ofdev->resource[0], 0,
  1115. resource_size(&ofdev->resource[0]),
  1116. "grlib-greth regs");
  1117. if (greth->regs == NULL) {
  1118. if (netif_msg_probe(greth))
  1119. dev_err(greth->dev, "ioremap failure.\n");
  1120. err = -EIO;
  1121. goto error1;
  1122. }
  1123. regs = (struct greth_regs *) greth->regs;
  1124. greth->irq = ofdev->archdata.irqs[0];
  1125. dev_set_drvdata(greth->dev, dev);
  1126. SET_NETDEV_DEV(dev, greth->dev);
  1127. if (netif_msg_probe(greth))
  1128. dev_dbg(greth->dev, "reseting controller.\n");
  1129. /* Reset the controller. */
  1130. GRETH_REGSAVE(regs->control, GRETH_RESET);
  1131. /* Wait for MAC to reset itself */
  1132. timeout = jiffies + HZ/100;
  1133. while (GRETH_REGLOAD(regs->control) & GRETH_RESET) {
  1134. if (time_after(jiffies, timeout)) {
  1135. err = -EIO;
  1136. if (netif_msg_probe(greth))
  1137. dev_err(greth->dev, "timeout when waiting for reset.\n");
  1138. goto error2;
  1139. }
  1140. }
  1141. /* Get default PHY address */
  1142. greth->phyaddr = (GRETH_REGLOAD(regs->mdio) >> 11) & 0x1F;
  1143. /* Check if we have GBIT capable MAC */
  1144. tmp = GRETH_REGLOAD(regs->control);
  1145. greth->gbit_mac = (tmp >> 27) & 1;
  1146. /* Check for multicast capability */
  1147. greth->multicast = (tmp >> 25) & 1;
  1148. greth->edcl = (tmp >> 31) & 1;
  1149. /* If we have EDCL we disable the EDCL speed-duplex FSM so
  1150. * it doesn't interfere with the software */
  1151. if (greth->edcl != 0)
  1152. GRETH_REGORIN(regs->control, GRETH_CTRL_DISDUPLEX);
  1153. /* Check if MAC can handle MDIO interrupts */
  1154. greth->mdio_int_en = (tmp >> 26) & 1;
  1155. err = greth_mdio_init(greth);
  1156. if (err) {
  1157. if (netif_msg_probe(greth))
  1158. dev_err(greth->dev, "failed to register MDIO bus\n");
  1159. goto error2;
  1160. }
  1161. /* Allocate TX descriptor ring in coherent memory */
  1162. greth->tx_bd_base = (struct greth_bd *) dma_alloc_coherent(greth->dev,
  1163. 1024,
  1164. &greth->tx_bd_base_phys,
  1165. GFP_KERNEL);
  1166. if (!greth->tx_bd_base) {
  1167. if (netif_msg_probe(greth))
  1168. dev_err(&dev->dev, "could not allocate descriptor memory.\n");
  1169. err = -ENOMEM;
  1170. goto error3;
  1171. }
  1172. memset(greth->tx_bd_base, 0, 1024);
  1173. /* Allocate RX descriptor ring in coherent memory */
  1174. greth->rx_bd_base = (struct greth_bd *) dma_alloc_coherent(greth->dev,
  1175. 1024,
  1176. &greth->rx_bd_base_phys,
  1177. GFP_KERNEL);
  1178. if (!greth->rx_bd_base) {
  1179. if (netif_msg_probe(greth))
  1180. dev_err(greth->dev, "could not allocate descriptor memory.\n");
  1181. err = -ENOMEM;
  1182. goto error4;
  1183. }
  1184. memset(greth->rx_bd_base, 0, 1024);
  1185. /* Get MAC address from: module param, OF property or ID prom */
  1186. for (i = 0; i < 6; i++) {
  1187. if (macaddr[i] != 0)
  1188. break;
  1189. }
  1190. if (i == 6) {
  1191. const unsigned char *addr;
  1192. int len;
  1193. addr = of_get_property(ofdev->dev.of_node, "local-mac-address",
  1194. &len);
  1195. if (addr != NULL && len == 6) {
  1196. for (i = 0; i < 6; i++)
  1197. macaddr[i] = (unsigned int) addr[i];
  1198. } else {
  1199. #ifdef CONFIG_SPARC
  1200. for (i = 0; i < 6; i++)
  1201. macaddr[i] = (unsigned int) idprom->id_ethaddr[i];
  1202. #endif
  1203. }
  1204. }
  1205. for (i = 0; i < 6; i++)
  1206. dev->dev_addr[i] = macaddr[i];
  1207. macaddr[5]++;
  1208. if (!is_valid_ether_addr(&dev->dev_addr[0])) {
  1209. if (netif_msg_probe(greth))
  1210. dev_err(greth->dev, "no valid ethernet address, aborting.\n");
  1211. err = -EINVAL;
  1212. goto error5;
  1213. }
  1214. GRETH_REGSAVE(regs->esa_msb, dev->dev_addr[0] << 8 | dev->dev_addr[1]);
  1215. GRETH_REGSAVE(regs->esa_lsb, dev->dev_addr[2] << 24 | dev->dev_addr[3] << 16 |
  1216. dev->dev_addr[4] << 8 | dev->dev_addr[5]);
  1217. /* Clear all pending interrupts except PHY irq */
  1218. GRETH_REGSAVE(regs->status, 0xFF);
  1219. if (greth->gbit_mac) {
  1220. dev->hw_features = NETIF_F_SG | NETIF_F_IP_CSUM |
  1221. NETIF_F_RXCSUM;
  1222. dev->features = dev->hw_features | NETIF_F_HIGHDMA;
  1223. greth_netdev_ops.ndo_start_xmit = greth_start_xmit_gbit;
  1224. }
  1225. if (greth->multicast) {
  1226. greth_netdev_ops.ndo_set_multicast_list = greth_set_multicast_list;
  1227. dev->flags |= IFF_MULTICAST;
  1228. } else {
  1229. dev->flags &= ~IFF_MULTICAST;
  1230. }
  1231. dev->netdev_ops = &greth_netdev_ops;
  1232. dev->ethtool_ops = &greth_ethtool_ops;
  1233. err = register_netdev(dev);
  1234. if (err) {
  1235. if (netif_msg_probe(greth))
  1236. dev_err(greth->dev, "netdevice registration failed.\n");
  1237. goto error5;
  1238. }
  1239. /* setup NAPI */
  1240. netif_napi_add(dev, &greth->napi, greth_poll, 64);
  1241. return 0;
  1242. error5:
  1243. dma_free_coherent(greth->dev, 1024, greth->rx_bd_base, greth->rx_bd_base_phys);
  1244. error4:
  1245. dma_free_coherent(greth->dev, 1024, greth->tx_bd_base, greth->tx_bd_base_phys);
  1246. error3:
  1247. mdiobus_unregister(greth->mdio);
  1248. error2:
  1249. of_iounmap(&ofdev->resource[0], greth->regs, resource_size(&ofdev->resource[0]));
  1250. error1:
  1251. free_netdev(dev);
  1252. return err;
  1253. }
  1254. static int __devexit greth_of_remove(struct platform_device *of_dev)
  1255. {
  1256. struct net_device *ndev = dev_get_drvdata(&of_dev->dev);
  1257. struct greth_private *greth = netdev_priv(ndev);
  1258. /* Free descriptor areas */
  1259. dma_free_coherent(&of_dev->dev, 1024, greth->rx_bd_base, greth->rx_bd_base_phys);
  1260. dma_free_coherent(&of_dev->dev, 1024, greth->tx_bd_base, greth->tx_bd_base_phys);
  1261. dev_set_drvdata(&of_dev->dev, NULL);
  1262. if (greth->phy)
  1263. phy_stop(greth->phy);
  1264. mdiobus_unregister(greth->mdio);
  1265. unregister_netdev(ndev);
  1266. free_netdev(ndev);
  1267. of_iounmap(&of_dev->resource[0], greth->regs, resource_size(&of_dev->resource[0]));
  1268. return 0;
  1269. }
  1270. static struct of_device_id greth_of_match[] = {
  1271. {
  1272. .name = "GAISLER_ETHMAC",
  1273. },
  1274. {
  1275. .name = "01_01d",
  1276. },
  1277. {},
  1278. };
  1279. MODULE_DEVICE_TABLE(of, greth_of_match);
  1280. static struct platform_driver greth_of_driver = {
  1281. .driver = {
  1282. .name = "grlib-greth",
  1283. .owner = THIS_MODULE,
  1284. .of_match_table = greth_of_match,
  1285. },
  1286. .probe = greth_of_probe,
  1287. .remove = __devexit_p(greth_of_remove),
  1288. };
  1289. static int __init greth_init(void)
  1290. {
  1291. return platform_driver_register(&greth_of_driver);
  1292. }
  1293. static void __exit greth_cleanup(void)
  1294. {
  1295. platform_driver_unregister(&greth_of_driver);
  1296. }
  1297. module_init(greth_init);
  1298. module_exit(greth_cleanup);
  1299. MODULE_AUTHOR("Aeroflex Gaisler AB.");
  1300. MODULE_DESCRIPTION("Aeroflex Gaisler Ethernet MAC driver");
  1301. MODULE_LICENSE("GPL");