dev-sysmmu.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187
  1. /* linux/arch/arm/mach-s5pv310/dev-sysmmu.c
  2. *
  3. * Copyright (c) 2010 Samsung Electronics Co., Ltd.
  4. * http://www.samsung.com
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. #include <linux/platform_device.h>
  11. #include <linux/dma-mapping.h>
  12. #include <mach/map.h>
  13. #include <mach/irqs.h>
  14. static struct resource s5pv310_sysmmu_resource[] = {
  15. [0] = {
  16. .start = S5PV310_PA_SYSMMU_MDMA,
  17. .end = S5PV310_PA_SYSMMU_MDMA + SZ_64K - 1,
  18. .flags = IORESOURCE_MEM,
  19. },
  20. [1] = {
  21. .start = IRQ_SYSMMU_MDMA0_0,
  22. .end = IRQ_SYSMMU_MDMA0_0,
  23. .flags = IORESOURCE_IRQ,
  24. },
  25. [2] = {
  26. .start = S5PV310_PA_SYSMMU_SSS,
  27. .end = S5PV310_PA_SYSMMU_SSS + SZ_64K - 1,
  28. .flags = IORESOURCE_MEM,
  29. },
  30. [3] = {
  31. .start = IRQ_SYSMMU_SSS_0,
  32. .end = IRQ_SYSMMU_SSS_0,
  33. .flags = IORESOURCE_IRQ,
  34. },
  35. [4] = {
  36. .start = S5PV310_PA_SYSMMU_FIMC0,
  37. .end = S5PV310_PA_SYSMMU_FIMC0 + SZ_64K - 1,
  38. .flags = IORESOURCE_MEM,
  39. },
  40. [5] = {
  41. .start = IRQ_SYSMMU_FIMC0_0,
  42. .end = IRQ_SYSMMU_FIMC0_0,
  43. .flags = IORESOURCE_IRQ,
  44. },
  45. [6] = {
  46. .start = S5PV310_PA_SYSMMU_FIMC1,
  47. .end = S5PV310_PA_SYSMMU_FIMC1 + SZ_64K - 1,
  48. .flags = IORESOURCE_MEM,
  49. },
  50. [7] = {
  51. .start = IRQ_SYSMMU_FIMC1_0,
  52. .end = IRQ_SYSMMU_FIMC1_0,
  53. .flags = IORESOURCE_IRQ,
  54. },
  55. [8] = {
  56. .start = S5PV310_PA_SYSMMU_FIMC2,
  57. .end = S5PV310_PA_SYSMMU_FIMC2 + SZ_64K - 1,
  58. .flags = IORESOURCE_MEM,
  59. },
  60. [9] = {
  61. .start = IRQ_SYSMMU_FIMC2_0,
  62. .end = IRQ_SYSMMU_FIMC2_0,
  63. .flags = IORESOURCE_IRQ,
  64. },
  65. [10] = {
  66. .start = S5PV310_PA_SYSMMU_FIMC3,
  67. .end = S5PV310_PA_SYSMMU_FIMC3 + SZ_64K - 1,
  68. .flags = IORESOURCE_MEM,
  69. },
  70. [11] = {
  71. .start = IRQ_SYSMMU_FIMC3_0,
  72. .end = IRQ_SYSMMU_FIMC3_0,
  73. .flags = IORESOURCE_IRQ,
  74. },
  75. [12] = {
  76. .start = S5PV310_PA_SYSMMU_JPEG,
  77. .end = S5PV310_PA_SYSMMU_JPEG + SZ_64K - 1,
  78. .flags = IORESOURCE_MEM,
  79. },
  80. [13] = {
  81. .start = IRQ_SYSMMU_JPEG_0,
  82. .end = IRQ_SYSMMU_JPEG_0,
  83. .flags = IORESOURCE_IRQ,
  84. },
  85. [14] = {
  86. .start = S5PV310_PA_SYSMMU_FIMD0,
  87. .end = S5PV310_PA_SYSMMU_FIMD0 + SZ_64K - 1,
  88. .flags = IORESOURCE_MEM,
  89. },
  90. [15] = {
  91. .start = IRQ_SYSMMU_LCD0_M0_0,
  92. .end = IRQ_SYSMMU_LCD0_M0_0,
  93. .flags = IORESOURCE_IRQ,
  94. },
  95. [16] = {
  96. .start = S5PV310_PA_SYSMMU_FIMD1,
  97. .end = S5PV310_PA_SYSMMU_FIMD1 + SZ_64K - 1,
  98. .flags = IORESOURCE_MEM,
  99. },
  100. [17] = {
  101. .start = IRQ_SYSMMU_LCD1_M1_0,
  102. .end = IRQ_SYSMMU_LCD1_M1_0,
  103. .flags = IORESOURCE_IRQ,
  104. },
  105. [18] = {
  106. .start = S5PV310_PA_SYSMMU_PCIe,
  107. .end = S5PV310_PA_SYSMMU_PCIe + SZ_64K - 1,
  108. .flags = IORESOURCE_MEM,
  109. },
  110. [19] = {
  111. .start = IRQ_SYSMMU_PCIE_0,
  112. .end = IRQ_SYSMMU_PCIE_0,
  113. .flags = IORESOURCE_IRQ,
  114. },
  115. [20] = {
  116. .start = S5PV310_PA_SYSMMU_G2D,
  117. .end = S5PV310_PA_SYSMMU_G2D + SZ_64K - 1,
  118. .flags = IORESOURCE_MEM,
  119. },
  120. [21] = {
  121. .start = IRQ_SYSMMU_2D_0,
  122. .end = IRQ_SYSMMU_2D_0,
  123. .flags = IORESOURCE_IRQ,
  124. },
  125. [22] = {
  126. .start = S5PV310_PA_SYSMMU_ROTATOR,
  127. .end = S5PV310_PA_SYSMMU_ROTATOR + SZ_64K - 1,
  128. .flags = IORESOURCE_MEM,
  129. },
  130. [23] = {
  131. .start = IRQ_SYSMMU_ROTATOR_0,
  132. .end = IRQ_SYSMMU_ROTATOR_0,
  133. .flags = IORESOURCE_IRQ,
  134. },
  135. [24] = {
  136. .start = S5PV310_PA_SYSMMU_MDMA2,
  137. .end = S5PV310_PA_SYSMMU_MDMA2 + SZ_64K - 1,
  138. .flags = IORESOURCE_MEM,
  139. },
  140. [25] = {
  141. .start = IRQ_SYSMMU_MDMA1_0,
  142. .end = IRQ_SYSMMU_MDMA1_0,
  143. .flags = IORESOURCE_IRQ,
  144. },
  145. [26] = {
  146. .start = S5PV310_PA_SYSMMU_TV,
  147. .end = S5PV310_PA_SYSMMU_TV + SZ_64K - 1,
  148. .flags = IORESOURCE_MEM,
  149. },
  150. [27] = {
  151. .start = IRQ_SYSMMU_TV_M0_0,
  152. .end = IRQ_SYSMMU_TV_M0_0,
  153. .flags = IORESOURCE_IRQ,
  154. },
  155. [28] = {
  156. .start = S5PV310_PA_SYSMMU_MFC_L,
  157. .end = S5PV310_PA_SYSMMU_MFC_L + SZ_64K - 1,
  158. .flags = IORESOURCE_MEM,
  159. },
  160. [29] = {
  161. .start = IRQ_SYSMMU_MFC_M0_0,
  162. .end = IRQ_SYSMMU_MFC_M0_0,
  163. .flags = IORESOURCE_IRQ,
  164. },
  165. [30] = {
  166. .start = S5PV310_PA_SYSMMU_MFC_R,
  167. .end = S5PV310_PA_SYSMMU_MFC_R + SZ_64K - 1,
  168. .flags = IORESOURCE_MEM,
  169. },
  170. [31] = {
  171. .start = IRQ_SYSMMU_MFC_M1_0,
  172. .end = IRQ_SYSMMU_MFC_M1_0,
  173. .flags = IORESOURCE_IRQ,
  174. },
  175. };
  176. struct platform_device s5pv310_device_sysmmu = {
  177. .name = "s5p-sysmmu",
  178. .id = 32,
  179. .num_resources = ARRAY_SIZE(s5pv310_sysmmu_resource),
  180. .resource = s5pv310_sysmmu_resource,
  181. };
  182. EXPORT_SYMBOL(s5pv310_device_sysmmu);