mach-smdk6410.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715
  1. /* linux/arch/arm/mach-s3c64xx/mach-smdk6410.c
  2. *
  3. * Copyright 2008 Openmoko, Inc.
  4. * Copyright 2008 Simtec Electronics
  5. * Ben Dooks <ben@simtec.co.uk>
  6. * http://armlinux.simtec.co.uk/
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. *
  12. */
  13. #include <linux/kernel.h>
  14. #include <linux/types.h>
  15. #include <linux/interrupt.h>
  16. #include <linux/list.h>
  17. #include <linux/timer.h>
  18. #include <linux/init.h>
  19. #include <linux/input.h>
  20. #include <linux/serial_core.h>
  21. #include <linux/platform_device.h>
  22. #include <linux/io.h>
  23. #include <linux/i2c.h>
  24. #include <linux/leds.h>
  25. #include <linux/fb.h>
  26. #include <linux/gpio.h>
  27. #include <linux/delay.h>
  28. #include <linux/smsc911x.h>
  29. #include <linux/regulator/fixed.h>
  30. #include <linux/regulator/machine.h>
  31. #ifdef CONFIG_SMDK6410_WM1190_EV1
  32. #include <linux/mfd/wm8350/core.h>
  33. #include <linux/mfd/wm8350/pmic.h>
  34. #endif
  35. #ifdef CONFIG_SMDK6410_WM1192_EV1
  36. #include <linux/mfd/wm831x/core.h>
  37. #include <linux/mfd/wm831x/pdata.h>
  38. #endif
  39. #include <video/platform_lcd.h>
  40. #include <asm/mach/arch.h>
  41. #include <asm/mach/map.h>
  42. #include <asm/mach/irq.h>
  43. #include <mach/hardware.h>
  44. #include <mach/regs-fb.h>
  45. #include <mach/map.h>
  46. #include <asm/irq.h>
  47. #include <asm/mach-types.h>
  48. #include <plat/regs-serial.h>
  49. #include <mach/regs-modem.h>
  50. #include <mach/regs-gpio.h>
  51. #include <mach/regs-sys.h>
  52. #include <mach/regs-srom.h>
  53. #include <plat/ata.h>
  54. #include <plat/iic.h>
  55. #include <plat/fb.h>
  56. #include <plat/gpio-cfg.h>
  57. #include <mach/s3c6410.h>
  58. #include <plat/clock.h>
  59. #include <plat/devs.h>
  60. #include <plat/cpu.h>
  61. #include <plat/adc.h>
  62. #include <plat/ts.h>
  63. #include <plat/keypad.h>
  64. #define UCON S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK
  65. #define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB
  66. #define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE
  67. static struct s3c2410_uartcfg smdk6410_uartcfgs[] __initdata = {
  68. [0] = {
  69. .hwport = 0,
  70. .flags = 0,
  71. .ucon = UCON,
  72. .ulcon = ULCON,
  73. .ufcon = UFCON,
  74. },
  75. [1] = {
  76. .hwport = 1,
  77. .flags = 0,
  78. .ucon = UCON,
  79. .ulcon = ULCON,
  80. .ufcon = UFCON,
  81. },
  82. [2] = {
  83. .hwport = 2,
  84. .flags = 0,
  85. .ucon = UCON,
  86. .ulcon = ULCON,
  87. .ufcon = UFCON,
  88. },
  89. [3] = {
  90. .hwport = 3,
  91. .flags = 0,
  92. .ucon = UCON,
  93. .ulcon = ULCON,
  94. .ufcon = UFCON,
  95. },
  96. };
  97. /* framebuffer and LCD setup. */
  98. /* GPF15 = LCD backlight control
  99. * GPF13 => Panel power
  100. * GPN5 = LCD nRESET signal
  101. * PWM_TOUT1 => backlight brightness
  102. */
  103. static void smdk6410_lcd_power_set(struct plat_lcd_data *pd,
  104. unsigned int power)
  105. {
  106. if (power) {
  107. gpio_direction_output(S3C64XX_GPF(13), 1);
  108. gpio_direction_output(S3C64XX_GPF(15), 1);
  109. /* fire nRESET on power up */
  110. gpio_direction_output(S3C64XX_GPN(5), 0);
  111. msleep(10);
  112. gpio_direction_output(S3C64XX_GPN(5), 1);
  113. msleep(1);
  114. } else {
  115. gpio_direction_output(S3C64XX_GPF(15), 0);
  116. gpio_direction_output(S3C64XX_GPF(13), 0);
  117. }
  118. }
  119. static struct plat_lcd_data smdk6410_lcd_power_data = {
  120. .set_power = smdk6410_lcd_power_set,
  121. };
  122. static struct platform_device smdk6410_lcd_powerdev = {
  123. .name = "platform-lcd",
  124. .dev.parent = &s3c_device_fb.dev,
  125. .dev.platform_data = &smdk6410_lcd_power_data,
  126. };
  127. static struct s3c_fb_pd_win smdk6410_fb_win0 = {
  128. /* this is to ensure we use win0 */
  129. .win_mode = {
  130. .left_margin = 8,
  131. .right_margin = 13,
  132. .upper_margin = 7,
  133. .lower_margin = 5,
  134. .hsync_len = 3,
  135. .vsync_len = 1,
  136. .xres = 800,
  137. .yres = 480,
  138. },
  139. .max_bpp = 32,
  140. .default_bpp = 16,
  141. .virtual_y = 480 * 2,
  142. .virtual_x = 800,
  143. };
  144. /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */
  145. static struct s3c_fb_platdata smdk6410_lcd_pdata __initdata = {
  146. .setup_gpio = s3c64xx_fb_gpio_setup_24bpp,
  147. .win[0] = &smdk6410_fb_win0,
  148. .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
  149. .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
  150. };
  151. /*
  152. * Configuring Ethernet on SMDK6410
  153. *
  154. * Both CS8900A and LAN9115 chips share one chip select mediated by CFG6.
  155. * The constant address below corresponds to nCS1
  156. *
  157. * 1) Set CFGB2 p3 ON others off, no other CFGB selects "ethernet"
  158. * 2) CFG6 needs to be switched to "LAN9115" side
  159. */
  160. static struct resource smdk6410_smsc911x_resources[] = {
  161. [0] = {
  162. .start = S3C64XX_PA_XM0CSN1,
  163. .end = S3C64XX_PA_XM0CSN1 + SZ_64K - 1,
  164. .flags = IORESOURCE_MEM,
  165. },
  166. [1] = {
  167. .start = S3C_EINT(10),
  168. .end = S3C_EINT(10),
  169. .flags = IORESOURCE_IRQ | IRQ_TYPE_LEVEL_LOW,
  170. },
  171. };
  172. static struct smsc911x_platform_config smdk6410_smsc911x_pdata = {
  173. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  174. .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
  175. .flags = SMSC911X_USE_32BIT | SMSC911X_FORCE_INTERNAL_PHY,
  176. .phy_interface = PHY_INTERFACE_MODE_MII,
  177. };
  178. static struct platform_device smdk6410_smsc911x = {
  179. .name = "smsc911x",
  180. .id = -1,
  181. .num_resources = ARRAY_SIZE(smdk6410_smsc911x_resources),
  182. .resource = &smdk6410_smsc911x_resources[0],
  183. .dev = {
  184. .platform_data = &smdk6410_smsc911x_pdata,
  185. },
  186. };
  187. #ifdef CONFIG_REGULATOR
  188. static struct regulator_consumer_supply smdk6410_b_pwr_5v_consumers[] = {
  189. {
  190. /* WM8580 */
  191. .supply = "PVDD",
  192. .dev_name = "0-001b",
  193. },
  194. {
  195. /* WM8580 */
  196. .supply = "AVDD",
  197. .dev_name = "0-001b",
  198. },
  199. };
  200. static struct regulator_init_data smdk6410_b_pwr_5v_data = {
  201. .constraints = {
  202. .always_on = 1,
  203. },
  204. .num_consumer_supplies = ARRAY_SIZE(smdk6410_b_pwr_5v_consumers),
  205. .consumer_supplies = smdk6410_b_pwr_5v_consumers,
  206. };
  207. static struct fixed_voltage_config smdk6410_b_pwr_5v_pdata = {
  208. .supply_name = "B_PWR_5V",
  209. .microvolts = 5000000,
  210. .init_data = &smdk6410_b_pwr_5v_data,
  211. .gpio = -EINVAL,
  212. };
  213. static struct platform_device smdk6410_b_pwr_5v = {
  214. .name = "reg-fixed-voltage",
  215. .id = -1,
  216. .dev = {
  217. .platform_data = &smdk6410_b_pwr_5v_pdata,
  218. },
  219. };
  220. #endif
  221. static struct s3c_ide_platdata smdk6410_ide_pdata __initdata = {
  222. .setup_gpio = s3c64xx_ide_setup_gpio,
  223. };
  224. static uint32_t smdk6410_keymap[] __initdata = {
  225. /* KEY(row, col, keycode) */
  226. KEY(0, 3, KEY_1), KEY(0, 4, KEY_2), KEY(0, 5, KEY_3),
  227. KEY(0, 6, KEY_4), KEY(0, 7, KEY_5),
  228. KEY(1, 3, KEY_A), KEY(1, 4, KEY_B), KEY(1, 5, KEY_C),
  229. KEY(1, 6, KEY_D), KEY(1, 7, KEY_E)
  230. };
  231. static struct matrix_keymap_data smdk6410_keymap_data __initdata = {
  232. .keymap = smdk6410_keymap,
  233. .keymap_size = ARRAY_SIZE(smdk6410_keymap),
  234. };
  235. static struct samsung_keypad_platdata smdk6410_keypad_data __initdata = {
  236. .keymap_data = &smdk6410_keymap_data,
  237. .rows = 2,
  238. .cols = 8,
  239. };
  240. static struct map_desc smdk6410_iodesc[] = {};
  241. static struct platform_device *smdk6410_devices[] __initdata = {
  242. #ifdef CONFIG_SMDK6410_SD_CH0
  243. &s3c_device_hsmmc0,
  244. #endif
  245. #ifdef CONFIG_SMDK6410_SD_CH1
  246. &s3c_device_hsmmc1,
  247. #endif
  248. &s3c_device_i2c0,
  249. &s3c_device_i2c1,
  250. &s3c_device_fb,
  251. &s3c_device_ohci,
  252. &s3c_device_usb_hsotg,
  253. &samsung_asoc_dma,
  254. &s3c64xx_device_iisv4,
  255. &samsung_device_keypad,
  256. #ifdef CONFIG_REGULATOR
  257. &smdk6410_b_pwr_5v,
  258. #endif
  259. &smdk6410_lcd_powerdev,
  260. &smdk6410_smsc911x,
  261. &s3c_device_adc,
  262. &s3c_device_cfcon,
  263. &s3c_device_rtc,
  264. &s3c_device_ts,
  265. &s3c_device_wdt,
  266. };
  267. #ifdef CONFIG_REGULATOR
  268. /* ARM core */
  269. static struct regulator_consumer_supply smdk6410_vddarm_consumers[] = {
  270. {
  271. .supply = "vddarm",
  272. }
  273. };
  274. /* VDDARM, BUCK1 on J5 */
  275. static struct regulator_init_data smdk6410_vddarm = {
  276. .constraints = {
  277. .name = "PVDD_ARM",
  278. .min_uV = 1000000,
  279. .max_uV = 1300000,
  280. .always_on = 1,
  281. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  282. },
  283. .num_consumer_supplies = ARRAY_SIZE(smdk6410_vddarm_consumers),
  284. .consumer_supplies = smdk6410_vddarm_consumers,
  285. };
  286. /* VDD_INT, BUCK2 on J5 */
  287. static struct regulator_init_data smdk6410_vddint = {
  288. .constraints = {
  289. .name = "PVDD_INT",
  290. .min_uV = 1000000,
  291. .max_uV = 1200000,
  292. .always_on = 1,
  293. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  294. },
  295. };
  296. /* VDD_HI, LDO3 on J5 */
  297. static struct regulator_init_data smdk6410_vddhi = {
  298. .constraints = {
  299. .name = "PVDD_HI",
  300. .always_on = 1,
  301. },
  302. };
  303. /* VDD_PLL, LDO2 on J5 */
  304. static struct regulator_init_data smdk6410_vddpll = {
  305. .constraints = {
  306. .name = "PVDD_PLL",
  307. .always_on = 1,
  308. },
  309. };
  310. /* VDD_UH_MMC, LDO5 on J5 */
  311. static struct regulator_init_data smdk6410_vdduh_mmc = {
  312. .constraints = {
  313. .name = "PVDD_UH+PVDD_MMC",
  314. .always_on = 1,
  315. },
  316. };
  317. /* VCCM3BT, LDO8 on J5 */
  318. static struct regulator_init_data smdk6410_vccmc3bt = {
  319. .constraints = {
  320. .name = "PVCCM3BT",
  321. .always_on = 1,
  322. },
  323. };
  324. /* VCCM2MTV, LDO11 on J5 */
  325. static struct regulator_init_data smdk6410_vccm2mtv = {
  326. .constraints = {
  327. .name = "PVCCM2MTV",
  328. .always_on = 1,
  329. },
  330. };
  331. /* VDD_LCD, LDO12 on J5 */
  332. static struct regulator_init_data smdk6410_vddlcd = {
  333. .constraints = {
  334. .name = "PVDD_LCD",
  335. .always_on = 1,
  336. },
  337. };
  338. /* VDD_OTGI, LDO9 on J5 */
  339. static struct regulator_init_data smdk6410_vddotgi = {
  340. .constraints = {
  341. .name = "PVDD_OTGI",
  342. .always_on = 1,
  343. },
  344. };
  345. /* VDD_OTG, LDO14 on J5 */
  346. static struct regulator_init_data smdk6410_vddotg = {
  347. .constraints = {
  348. .name = "PVDD_OTG",
  349. .always_on = 1,
  350. },
  351. };
  352. /* VDD_ALIVE, LDO15 on J5 */
  353. static struct regulator_init_data smdk6410_vddalive = {
  354. .constraints = {
  355. .name = "PVDD_ALIVE",
  356. .always_on = 1,
  357. },
  358. };
  359. /* VDD_AUDIO, VLDO_AUDIO on J5 */
  360. static struct regulator_init_data smdk6410_vddaudio = {
  361. .constraints = {
  362. .name = "PVDD_AUDIO",
  363. .always_on = 1,
  364. },
  365. };
  366. #endif
  367. #ifdef CONFIG_SMDK6410_WM1190_EV1
  368. /* S3C64xx internal logic & PLL */
  369. static struct regulator_init_data wm8350_dcdc1_data = {
  370. .constraints = {
  371. .name = "PVDD_INT+PVDD_PLL",
  372. .min_uV = 1200000,
  373. .max_uV = 1200000,
  374. .always_on = 1,
  375. .apply_uV = 1,
  376. },
  377. };
  378. /* Memory */
  379. static struct regulator_init_data wm8350_dcdc3_data = {
  380. .constraints = {
  381. .name = "PVDD_MEM",
  382. .min_uV = 1800000,
  383. .max_uV = 1800000,
  384. .always_on = 1,
  385. .state_mem = {
  386. .uV = 1800000,
  387. .mode = REGULATOR_MODE_NORMAL,
  388. .enabled = 1,
  389. },
  390. .initial_state = PM_SUSPEND_MEM,
  391. },
  392. };
  393. /* USB, EXT, PCM, ADC/DAC, USB, MMC */
  394. static struct regulator_consumer_supply wm8350_dcdc4_consumers[] = {
  395. {
  396. /* WM8580 */
  397. .supply = "DVDD",
  398. .dev_name = "0-001b",
  399. },
  400. };
  401. static struct regulator_init_data wm8350_dcdc4_data = {
  402. .constraints = {
  403. .name = "PVDD_HI+PVDD_EXT+PVDD_SYS+PVCCM2MTV",
  404. .min_uV = 3000000,
  405. .max_uV = 3000000,
  406. .always_on = 1,
  407. },
  408. .num_consumer_supplies = ARRAY_SIZE(wm8350_dcdc4_consumers),
  409. .consumer_supplies = wm8350_dcdc4_consumers,
  410. };
  411. /* OTGi/1190-EV1 HPVDD & AVDD */
  412. static struct regulator_init_data wm8350_ldo4_data = {
  413. .constraints = {
  414. .name = "PVDD_OTGI+HPVDD+AVDD",
  415. .min_uV = 1200000,
  416. .max_uV = 1200000,
  417. .apply_uV = 1,
  418. .always_on = 1,
  419. },
  420. };
  421. static struct {
  422. int regulator;
  423. struct regulator_init_data *initdata;
  424. } wm1190_regulators[] = {
  425. { WM8350_DCDC_1, &wm8350_dcdc1_data },
  426. { WM8350_DCDC_3, &wm8350_dcdc3_data },
  427. { WM8350_DCDC_4, &wm8350_dcdc4_data },
  428. { WM8350_DCDC_6, &smdk6410_vddarm },
  429. { WM8350_LDO_1, &smdk6410_vddalive },
  430. { WM8350_LDO_2, &smdk6410_vddotg },
  431. { WM8350_LDO_3, &smdk6410_vddlcd },
  432. { WM8350_LDO_4, &wm8350_ldo4_data },
  433. };
  434. static int __init smdk6410_wm8350_init(struct wm8350 *wm8350)
  435. {
  436. int i;
  437. /* Configure the IRQ line */
  438. s3c_gpio_setpull(S3C64XX_GPN(12), S3C_GPIO_PULL_UP);
  439. /* Instantiate the regulators */
  440. for (i = 0; i < ARRAY_SIZE(wm1190_regulators); i++)
  441. wm8350_register_regulator(wm8350,
  442. wm1190_regulators[i].regulator,
  443. wm1190_regulators[i].initdata);
  444. return 0;
  445. }
  446. static struct wm8350_platform_data __initdata smdk6410_wm8350_pdata = {
  447. .init = smdk6410_wm8350_init,
  448. .irq_high = 1,
  449. .irq_base = IRQ_BOARD_START,
  450. };
  451. #endif
  452. #ifdef CONFIG_SMDK6410_WM1192_EV1
  453. static struct gpio_led wm1192_pmic_leds[] = {
  454. {
  455. .name = "PMIC:red:power",
  456. .gpio = GPIO_BOARD_START + 3,
  457. .default_state = LEDS_GPIO_DEFSTATE_ON,
  458. },
  459. };
  460. static struct gpio_led_platform_data wm1192_pmic_led = {
  461. .num_leds = ARRAY_SIZE(wm1192_pmic_leds),
  462. .leds = wm1192_pmic_leds,
  463. };
  464. static struct platform_device wm1192_pmic_led_dev = {
  465. .name = "leds-gpio",
  466. .id = -1,
  467. .dev = {
  468. .platform_data = &wm1192_pmic_led,
  469. },
  470. };
  471. static int wm1192_pre_init(struct wm831x *wm831x)
  472. {
  473. int ret;
  474. /* Configure the IRQ line */
  475. s3c_gpio_setpull(S3C64XX_GPN(12), S3C_GPIO_PULL_UP);
  476. ret = platform_device_register(&wm1192_pmic_led_dev);
  477. if (ret != 0)
  478. dev_err(wm831x->dev, "Failed to add PMIC LED: %d\n", ret);
  479. return 0;
  480. }
  481. static struct wm831x_backlight_pdata wm1192_backlight_pdata = {
  482. .isink = 1,
  483. .max_uA = 27554,
  484. };
  485. static struct regulator_init_data wm1192_dcdc3 = {
  486. .constraints = {
  487. .name = "PVDD_MEM+PVDD_GPS",
  488. .always_on = 1,
  489. },
  490. };
  491. static struct regulator_consumer_supply wm1192_ldo1_consumers[] = {
  492. { .supply = "DVDD", .dev_name = "0-001b", }, /* WM8580 */
  493. };
  494. static struct regulator_init_data wm1192_ldo1 = {
  495. .constraints = {
  496. .name = "PVDD_LCD+PVDD_EXT",
  497. .always_on = 1,
  498. },
  499. .consumer_supplies = wm1192_ldo1_consumers,
  500. .num_consumer_supplies = ARRAY_SIZE(wm1192_ldo1_consumers),
  501. };
  502. static struct wm831x_status_pdata wm1192_led7_pdata = {
  503. .name = "LED7:green:",
  504. };
  505. static struct wm831x_status_pdata wm1192_led8_pdata = {
  506. .name = "LED8:green:",
  507. };
  508. static struct wm831x_pdata smdk6410_wm1192_pdata = {
  509. .pre_init = wm1192_pre_init,
  510. .irq_base = IRQ_BOARD_START,
  511. .backlight = &wm1192_backlight_pdata,
  512. .dcdc = {
  513. &smdk6410_vddarm, /* DCDC1 */
  514. &smdk6410_vddint, /* DCDC2 */
  515. &wm1192_dcdc3,
  516. },
  517. .gpio_base = GPIO_BOARD_START,
  518. .ldo = {
  519. &wm1192_ldo1, /* LDO1 */
  520. &smdk6410_vdduh_mmc, /* LDO2 */
  521. NULL, /* LDO3 NC */
  522. &smdk6410_vddotgi, /* LDO4 */
  523. &smdk6410_vddotg, /* LDO5 */
  524. &smdk6410_vddhi, /* LDO6 */
  525. &smdk6410_vddaudio, /* LDO7 */
  526. &smdk6410_vccm2mtv, /* LDO8 */
  527. &smdk6410_vddpll, /* LDO9 */
  528. &smdk6410_vccmc3bt, /* LDO10 */
  529. &smdk6410_vddalive, /* LDO11 */
  530. },
  531. .status = {
  532. &wm1192_led7_pdata,
  533. &wm1192_led8_pdata,
  534. },
  535. };
  536. #endif
  537. static struct i2c_board_info i2c_devs0[] __initdata = {
  538. { I2C_BOARD_INFO("24c08", 0x50), },
  539. { I2C_BOARD_INFO("wm8580", 0x1b), },
  540. #ifdef CONFIG_SMDK6410_WM1192_EV1
  541. { I2C_BOARD_INFO("wm8312", 0x34),
  542. .platform_data = &smdk6410_wm1192_pdata,
  543. .irq = S3C_EINT(12),
  544. },
  545. #endif
  546. #ifdef CONFIG_SMDK6410_WM1190_EV1
  547. { I2C_BOARD_INFO("wm8350", 0x1a),
  548. .platform_data = &smdk6410_wm8350_pdata,
  549. .irq = S3C_EINT(12),
  550. },
  551. #endif
  552. };
  553. static struct i2c_board_info i2c_devs1[] __initdata = {
  554. { I2C_BOARD_INFO("24c128", 0x57), }, /* Samsung S524AD0XD1 */
  555. };
  556. static struct s3c2410_ts_mach_info s3c_ts_platform __initdata = {
  557. .delay = 10000,
  558. .presc = 49,
  559. .oversampling_shift = 2,
  560. };
  561. static void __init smdk6410_map_io(void)
  562. {
  563. u32 tmp;
  564. s3c64xx_init_io(smdk6410_iodesc, ARRAY_SIZE(smdk6410_iodesc));
  565. s3c24xx_init_clocks(12000000);
  566. s3c24xx_init_uarts(smdk6410_uartcfgs, ARRAY_SIZE(smdk6410_uartcfgs));
  567. /* set the LCD type */
  568. tmp = __raw_readl(S3C64XX_SPCON);
  569. tmp &= ~S3C64XX_SPCON_LCD_SEL_MASK;
  570. tmp |= S3C64XX_SPCON_LCD_SEL_RGB;
  571. __raw_writel(tmp, S3C64XX_SPCON);
  572. /* remove the lcd bypass */
  573. tmp = __raw_readl(S3C64XX_MODEM_MIFPCON);
  574. tmp &= ~MIFPCON_LCD_BYPASS;
  575. __raw_writel(tmp, S3C64XX_MODEM_MIFPCON);
  576. }
  577. static void __init smdk6410_machine_init(void)
  578. {
  579. u32 cs1;
  580. s3c_i2c0_set_platdata(NULL);
  581. s3c_i2c1_set_platdata(NULL);
  582. s3c_fb_set_platdata(&smdk6410_lcd_pdata);
  583. samsung_keypad_set_platdata(&smdk6410_keypad_data);
  584. s3c24xx_ts_set_platdata(&s3c_ts_platform);
  585. /* configure nCS1 width to 16 bits */
  586. cs1 = __raw_readl(S3C64XX_SROM_BW) &
  587. ~(S3C64XX_SROM_BW__CS_MASK << S3C64XX_SROM_BW__NCS1__SHIFT);
  588. cs1 |= ((1 << S3C64XX_SROM_BW__DATAWIDTH__SHIFT) |
  589. (1 << S3C64XX_SROM_BW__WAITENABLE__SHIFT) |
  590. (1 << S3C64XX_SROM_BW__BYTEENABLE__SHIFT)) <<
  591. S3C64XX_SROM_BW__NCS1__SHIFT;
  592. __raw_writel(cs1, S3C64XX_SROM_BW);
  593. /* set timing for nCS1 suitable for ethernet chip */
  594. __raw_writel((0 << S3C64XX_SROM_BCX__PMC__SHIFT) |
  595. (6 << S3C64XX_SROM_BCX__TACP__SHIFT) |
  596. (4 << S3C64XX_SROM_BCX__TCAH__SHIFT) |
  597. (1 << S3C64XX_SROM_BCX__TCOH__SHIFT) |
  598. (0xe << S3C64XX_SROM_BCX__TACC__SHIFT) |
  599. (4 << S3C64XX_SROM_BCX__TCOS__SHIFT) |
  600. (0 << S3C64XX_SROM_BCX__TACS__SHIFT), S3C64XX_SROM_BC1);
  601. gpio_request(S3C64XX_GPN(5), "LCD power");
  602. gpio_request(S3C64XX_GPF(13), "LCD power");
  603. gpio_request(S3C64XX_GPF(15), "LCD power");
  604. i2c_register_board_info(0, i2c_devs0, ARRAY_SIZE(i2c_devs0));
  605. i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
  606. s3c_ide_set_platdata(&smdk6410_ide_pdata);
  607. platform_add_devices(smdk6410_devices, ARRAY_SIZE(smdk6410_devices));
  608. }
  609. MACHINE_START(SMDK6410, "SMDK6410")
  610. /* Maintainer: Ben Dooks <ben-linux@fluff.org> */
  611. .boot_params = S3C64XX_PA_SDRAM + 0x100,
  612. .init_irq = s3c6410_init_irq,
  613. .map_io = smdk6410_map_io,
  614. .init_machine = smdk6410_machine_init,
  615. .timer = &s3c24xx_timer,
  616. MACHINE_END