debug-macro.S 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147
  1. /* arch/arm/mach-omap2/include/mach/debug-macro.S
  2. *
  3. * Debugging macro include header
  4. *
  5. * Copyright (C) 1994-1999 Russell King
  6. * Moved from linux/arch/arm/kernel/debug.S by Ben Dooks
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. *
  12. */
  13. #include <linux/serial_reg.h>
  14. #include <asm/memory.h>
  15. #include <plat/serial.h>
  16. #define UART_OFFSET(addr) ((addr) & 0x00ffffff)
  17. #define omap_uart_v2p(x) ((x) - PAGE_OFFSET + PLAT_PHYS_OFFSET)
  18. #define omap_uart_p2v(x) ((x) - PLAT_PHYS_OFFSET + PAGE_OFFSET)
  19. .pushsection .data
  20. omap_uart_phys: .word 0
  21. omap_uart_virt: .word 0
  22. omap_uart_lsr: .word 0
  23. .popsection
  24. /*
  25. * Note that this code won't work if the bootloader passes
  26. * a wrong machine ID number in r1. To debug, just hardcode
  27. * the desired UART phys and virt addresses temporarily into
  28. * the omap_uart_phys and omap_uart_virt above.
  29. */
  30. .macro addruart, rp, rv
  31. /* Use omap_uart_phys/virt if already configured */
  32. 10: mrc p15, 0, \rp, c1, c0
  33. tst \rp, #1 @ MMU enabled?
  34. ldreq \rp, =omap_uart_v2p(omap_uart_phys) @ MMU disabled
  35. ldrne \rp, =omap_uart_phys @ MMU enabled
  36. add \rv, \rp, #4 @ omap_uart_virt
  37. ldr \rp, [\rp, #0]
  38. ldr \rv, [\rv, #0]
  39. cmp \rp, #0 @ is port configured?
  40. cmpne \rv, #0
  41. bne 99f @ already configured
  42. /* Check the debug UART configuration set in uncompress.h */
  43. mrc p15, 0, \rp, c1, c0
  44. tst \rp, #1 @ MMU enabled?
  45. ldreq \rp, =OMAP_UART_INFO @ MMU not enabled
  46. ldrne \rp, =omap_uart_p2v(OMAP_UART_INFO) @ MMU enabled
  47. ldr \rp, [\rp, #0]
  48. /* Select the UART to use based on the UART1 scratchpad value */
  49. cmp \rp, #0 @ no port configured?
  50. beq 21f @ if none, try to use UART1
  51. cmp \rp, #OMAP2UART1 @ OMAP2/3/4UART1
  52. beq 21f @ configure OMAP2/3/4UART1
  53. cmp \rp, #OMAP2UART2 @ OMAP2/3/4UART2
  54. beq 22f @ configure OMAP2/3/4UART2
  55. cmp \rp, #OMAP2UART3 @ only on 24xx
  56. beq 23f @ configure OMAP2UART3
  57. cmp \rp, #OMAP3UART3 @ only on 34xx
  58. beq 33f @ configure OMAP3UART3
  59. cmp \rp, #OMAP4UART3 @ only on 44xx
  60. beq 43f @ configure OMAP4UART3
  61. cmp \rp, #OMAP3UART4 @ only on 36xx
  62. beq 34f @ configure OMAP3UART4
  63. cmp \rp, #OMAP4UART4 @ only on 44xx
  64. beq 44f @ configure OMAP4UART4
  65. cmp \rp, #ZOOM_UART @ only on zoom2/3
  66. beq 95f @ configure ZOOM_UART
  67. /* Configure the UART offset from the phys/virt base */
  68. 21: mov \rp, #UART_OFFSET(OMAP2_UART1_BASE) @ omap2/3/4
  69. b 98f
  70. 22: mov \rp, #UART_OFFSET(OMAP2_UART2_BASE) @ omap2/3/4
  71. b 98f
  72. 23: mov \rp, #UART_OFFSET(OMAP2_UART3_BASE)
  73. b 98f
  74. 33: mov \rp, #UART_OFFSET(OMAP3_UART1_BASE)
  75. add \rp, \rp, #0x00fb0000
  76. add \rp, \rp, #0x00006000 @ OMAP3_UART3_BASE
  77. b 98f
  78. 34: mov \rp, #UART_OFFSET(OMAP3_UART1_BASE)
  79. add \rp, \rp, #0x00fb0000
  80. add \rp, \rp, #0x00028000 @ OMAP3_UART4_BASE
  81. b 98f
  82. 43: mov \rp, #UART_OFFSET(OMAP4_UART3_BASE)
  83. b 98f
  84. 44: mov \rp, #UART_OFFSET(OMAP4_UART4_BASE)
  85. b 98f
  86. 95: ldr \rp, =ZOOM_UART_BASE
  87. mrc p15, 0, \rv, c1, c0
  88. tst \rv, #1 @ MMU enabled?
  89. ldreq \rv, =omap_uart_v2p(omap_uart_phys) @ MMU disabled
  90. ldrne \rv, =omap_uart_phys @ MMU enabled
  91. str \rp, [\rv, #0]
  92. ldr \rp, =ZOOM_UART_VIRT
  93. add \rv, \rv, #4 @ omap_uart_virt
  94. str \rp, [\rv, #0]
  95. mov \rp, #(UART_LSR << ZOOM_PORT_SHIFT)
  96. add \rv, \rv, #4 @ omap_uart_lsr
  97. str \rp, [\rv, #0]
  98. b 10b
  99. /* Store both phys and virt address for the uart */
  100. 98: add \rp, \rp, #0x48000000 @ phys base
  101. mrc p15, 0, \rv, c1, c0
  102. tst \rv, #1 @ MMU enabled?
  103. ldreq \rv, =omap_uart_v2p(omap_uart_phys) @ MMU disabled
  104. ldrne \rv, =omap_uart_phys @ MMU enabled
  105. str \rp, [\rv, #0]
  106. sub \rp, \rp, #0x48000000 @ phys base
  107. add \rp, \rp, #0xfa000000 @ virt base
  108. add \rv, \rv, #4 @ omap_uart_virt
  109. str \rp, [\rv, #0]
  110. mov \rp, #(UART_LSR << OMAP_PORT_SHIFT)
  111. add \rv, \rv, #4 @ omap_uart_lsr
  112. str \rp, [\rv, #0]
  113. b 10b
  114. 99:
  115. .endm
  116. .macro senduart,rd,rx
  117. strb \rd, [\rx]
  118. .endm
  119. .macro busyuart,rd,rx
  120. 1001: mrc p15, 0, \rd, c1, c0
  121. tst \rd, #1 @ MMU enabled?
  122. ldreq \rd, =omap_uart_v2p(omap_uart_lsr) @ MMU disabled
  123. ldrne \rd, =omap_uart_lsr @ MMU enabled
  124. ldr \rd, [\rd, #0]
  125. ldrb \rd, [\rx, \rd]
  126. and \rd, \rd, #(UART_LSR_TEMT | UART_LSR_THRE)
  127. teq \rd, #(UART_LSR_TEMT | UART_LSR_THRE)
  128. bne 1001b
  129. .endm
  130. .macro waituart,rd,rx
  131. .endm