psc.h 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125
  1. /*
  2. * DaVinci Power & Sleep Controller (PSC) defines
  3. *
  4. * Copyright (C) 2006 Texas Instruments.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. *
  11. * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
  12. * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  13. * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
  14. * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  15. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  16. * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
  17. * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  18. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  19. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  20. * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  21. *
  22. * You should have received a copy of the GNU General Public License along
  23. * with this program; if not, write to the Free Software Foundation, Inc.,
  24. * 675 Mass Ave, Cambridge, MA 02139, USA.
  25. *
  26. */
  27. #ifndef __ASM_ARCH_PSC_H
  28. #define __ASM_ARCH_PSC_H
  29. #define DAVINCI_PWR_SLEEP_CNTRL_BASE 0x01C41000
  30. /* Power and Sleep Controller (PSC) Domains */
  31. #define DAVINCI_GPSC_ARMDOMAIN 0
  32. #define DAVINCI_GPSC_DSPDOMAIN 1
  33. #define DAVINCI_LPSC_VPSSMSTR 0
  34. #define DAVINCI_LPSC_VPSSSLV 1
  35. #define DAVINCI_LPSC_TPCC 2
  36. #define DAVINCI_LPSC_TPTC0 3
  37. #define DAVINCI_LPSC_TPTC1 4
  38. #define DAVINCI_LPSC_EMAC 5
  39. #define DAVINCI_LPSC_EMAC_WRAPPER 6
  40. #define DAVINCI_LPSC_USB 9
  41. #define DAVINCI_LPSC_ATA 10
  42. #define DAVINCI_LPSC_VLYNQ 11
  43. #define DAVINCI_LPSC_UHPI 12
  44. #define DAVINCI_LPSC_DDR_EMIF 13
  45. #define DAVINCI_LPSC_AEMIF 14
  46. #define DAVINCI_LPSC_MMC_SD 15
  47. #define DAVINCI_LPSC_McBSP 17
  48. #define DAVINCI_LPSC_I2C 18
  49. #define DAVINCI_LPSC_UART0 19
  50. #define DAVINCI_LPSC_UART1 20
  51. #define DAVINCI_LPSC_UART2 21
  52. #define DAVINCI_LPSC_SPI 22
  53. #define DAVINCI_LPSC_PWM0 23
  54. #define DAVINCI_LPSC_PWM1 24
  55. #define DAVINCI_LPSC_PWM2 25
  56. #define DAVINCI_LPSC_GPIO 26
  57. #define DAVINCI_LPSC_TIMER0 27
  58. #define DAVINCI_LPSC_TIMER1 28
  59. #define DAVINCI_LPSC_TIMER2 29
  60. #define DAVINCI_LPSC_SYSTEM_SUBSYS 30
  61. #define DAVINCI_LPSC_ARM 31
  62. #define DAVINCI_LPSC_SCR2 32
  63. #define DAVINCI_LPSC_SCR3 33
  64. #define DAVINCI_LPSC_SCR4 34
  65. #define DAVINCI_LPSC_CROSSBAR 35
  66. #define DAVINCI_LPSC_CFG27 36
  67. #define DAVINCI_LPSC_CFG3 37
  68. #define DAVINCI_LPSC_CFG5 38
  69. #define DAVINCI_LPSC_GEM 39
  70. #define DAVINCI_LPSC_IMCOP 40
  71. #define DM355_LPSC_TIMER3 5
  72. #define DM355_LPSC_SPI1 6
  73. #define DM355_LPSC_MMC_SD1 7
  74. #define DM355_LPSC_McBSP1 8
  75. #define DM355_LPSC_PWM3 10
  76. #define DM355_LPSC_SPI2 11
  77. #define DM355_LPSC_RTO 12
  78. #define DM355_LPSC_VPSS_DAC 41
  79. /*
  80. * LPSC Assignments
  81. */
  82. #define DM646X_LPSC_ARM 0
  83. #define DM646X_LPSC_C64X_CPU 1
  84. #define DM646X_LPSC_HDVICP0 2
  85. #define DM646X_LPSC_HDVICP1 3
  86. #define DM646X_LPSC_TPCC 4
  87. #define DM646X_LPSC_TPTC0 5
  88. #define DM646X_LPSC_TPTC1 6
  89. #define DM646X_LPSC_TPTC2 7
  90. #define DM646X_LPSC_TPTC3 8
  91. #define DM646X_LPSC_PCI 13
  92. #define DM646X_LPSC_EMAC 14
  93. #define DM646X_LPSC_VDCE 15
  94. #define DM646X_LPSC_VPSSMSTR 16
  95. #define DM646X_LPSC_VPSSSLV 17
  96. #define DM646X_LPSC_TSIF0 18
  97. #define DM646X_LPSC_TSIF1 19
  98. #define DM646X_LPSC_DDR_EMIF 20
  99. #define DM646X_LPSC_AEMIF 21
  100. #define DM646X_LPSC_McASP0 22
  101. #define DM646X_LPSC_McASP1 23
  102. #define DM646X_LPSC_CRGEN0 24
  103. #define DM646X_LPSC_CRGEN1 25
  104. #define DM646X_LPSC_UART0 26
  105. #define DM646X_LPSC_UART1 27
  106. #define DM646X_LPSC_UART2 28
  107. #define DM646X_LPSC_PWM0 29
  108. #define DM646X_LPSC_PWM1 30
  109. #define DM646X_LPSC_I2C 31
  110. #define DM646X_LPSC_SPI 32
  111. #define DM646X_LPSC_GPIO 33
  112. #define DM646X_LPSC_TIMER0 34
  113. #define DM646X_LPSC_TIMER1 35
  114. #define DM646X_LPSC_ARM_INTC 45
  115. extern int davinci_psc_is_clk_active(unsigned int ctlr, unsigned int id);
  116. extern void davinci_psc_config(unsigned int domain, unsigned int ctlr,
  117. unsigned int id, char enable);
  118. #endif /* __ASM_ARCH_PSC_H */