123456789101112131415161718192021222324 |
- /*
- * include/asm-xtensa/cache.h
- *
- * This file is subject to the terms and conditions of the GNU General Public
- * License. See the file "COPYING" in the main directory of this archive
- * for more details.
- *
- * (C) 2001 - 2005 Tensilica Inc.
- */
- #ifndef _XTENSA_CACHE_H
- #define _XTENSA_CACHE_H
- #include <asm/variant/core.h>
- #define L1_CACHE_SHIFT XCHAL_DCACHE_LINEWIDTH
- #define L1_CACHE_BYTES XCHAL_DCACHE_LINESIZE
- #define SMP_CACHE_BYTES L1_CACHE_BYTES
- #define DCACHE_WAY_SIZE (XCHAL_DCACHE_SIZE/XCHAL_DCACHE_WAYS)
- #define ICACHE_WAY_SIZE (XCHAL_ICACHE_SIZE/XCHAL_ICACHE_WAYS)
- #endif /* _XTENSA_CACHE_H */
|