isar.c 51 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911
  1. /* $Id: isar.c,v 1.22.2.6 2004/02/11 13:21:34 keil Exp $
  2. *
  3. * isar.c ISAR (Siemens PSB 7110) specific routines
  4. *
  5. * Author Karsten Keil (keil@isdn4linux.de)
  6. *
  7. * This file is (c) under GNU General Public License
  8. *
  9. */
  10. #include <linux/init.h>
  11. #include "hisax.h"
  12. #include "isar.h"
  13. #include "isdnl1.h"
  14. #include <linux/interrupt.h>
  15. #define DBG_LOADFIRM 0
  16. #define DUMP_MBOXFRAME 2
  17. #define DLE 0x10
  18. #define ETX 0x03
  19. #define FAXMODCNT 13
  20. static const u_char faxmodulation[] = {3,24,48,72,73,74,96,97,98,121,122,145,146};
  21. static u_int modmask = 0x1fff;
  22. static int frm_extra_delay = 2;
  23. static int para_TOA = 6;
  24. static const u_char *FC1_CMD[] = {"FAE", "FTS", "FRS", "FTM", "FRM", "FTH", "FRH", "CTRL" };
  25. static void isar_setup(struct IsdnCardState *cs);
  26. static void isar_pump_cmd(struct BCState *bcs, u_char cmd, u_char para);
  27. static void ll_deliver_faxstat(struct BCState *bcs, u_char status);
  28. static inline int
  29. waitforHIA(struct IsdnCardState *cs, int timeout)
  30. {
  31. while ((cs->BC_Read_Reg(cs, 0, ISAR_HIA) & 1) && timeout) {
  32. udelay(1);
  33. timeout--;
  34. }
  35. if (!timeout)
  36. printk(KERN_WARNING "HiSax: ISAR waitforHIA timeout\n");
  37. return(timeout);
  38. }
  39. static int
  40. sendmsg(struct IsdnCardState *cs, u_char his, u_char creg, u_char len,
  41. u_char *msg)
  42. {
  43. int i;
  44. if (!waitforHIA(cs, 4000))
  45. return(0);
  46. #if DUMP_MBOXFRAME
  47. if (cs->debug & L1_DEB_HSCX)
  48. debugl1(cs, "sendmsg(%02x,%02x,%d)", his, creg, len);
  49. #endif
  50. cs->BC_Write_Reg(cs, 0, ISAR_CTRL_H, creg);
  51. cs->BC_Write_Reg(cs, 0, ISAR_CTRL_L, len);
  52. cs->BC_Write_Reg(cs, 0, ISAR_WADR, 0);
  53. if (msg && len) {
  54. cs->BC_Write_Reg(cs, 1, ISAR_MBOX, msg[0]);
  55. for (i=1; i<len; i++)
  56. cs->BC_Write_Reg(cs, 2, ISAR_MBOX, msg[i]);
  57. #if DUMP_MBOXFRAME>1
  58. if (cs->debug & L1_DEB_HSCX_FIFO) {
  59. char tmp[256], *t;
  60. i = len;
  61. while (i>0) {
  62. t = tmp;
  63. t += sprintf(t, "sendmbox cnt %d", len);
  64. QuickHex(t, &msg[len-i], (i>64) ? 64:i);
  65. debugl1(cs, tmp);
  66. i -= 64;
  67. }
  68. }
  69. #endif
  70. }
  71. cs->BC_Write_Reg(cs, 1, ISAR_HIS, his);
  72. waitforHIA(cs, 10000);
  73. return(1);
  74. }
  75. /* Call only with IRQ disabled !!! */
  76. static inline void
  77. rcv_mbox(struct IsdnCardState *cs, struct isar_reg *ireg, u_char *msg)
  78. {
  79. int i;
  80. cs->BC_Write_Reg(cs, 1, ISAR_RADR, 0);
  81. if (msg && ireg->clsb) {
  82. msg[0] = cs->BC_Read_Reg(cs, 1, ISAR_MBOX);
  83. for (i=1; i < ireg->clsb; i++)
  84. msg[i] = cs->BC_Read_Reg(cs, 2, ISAR_MBOX);
  85. #if DUMP_MBOXFRAME>1
  86. if (cs->debug & L1_DEB_HSCX_FIFO) {
  87. char tmp[256], *t;
  88. i = ireg->clsb;
  89. while (i>0) {
  90. t = tmp;
  91. t += sprintf(t, "rcv_mbox cnt %d", ireg->clsb);
  92. QuickHex(t, &msg[ireg->clsb-i], (i>64) ? 64:i);
  93. debugl1(cs, tmp);
  94. i -= 64;
  95. }
  96. }
  97. #endif
  98. }
  99. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  100. }
  101. /* Call only with IRQ disabled !!! */
  102. static inline void
  103. get_irq_infos(struct IsdnCardState *cs, struct isar_reg *ireg)
  104. {
  105. ireg->iis = cs->BC_Read_Reg(cs, 1, ISAR_IIS);
  106. ireg->cmsb = cs->BC_Read_Reg(cs, 1, ISAR_CTRL_H);
  107. ireg->clsb = cs->BC_Read_Reg(cs, 1, ISAR_CTRL_L);
  108. #if DUMP_MBOXFRAME
  109. if (cs->debug & L1_DEB_HSCX)
  110. debugl1(cs, "irq_stat(%02x,%02x,%d)", ireg->iis, ireg->cmsb,
  111. ireg->clsb);
  112. #endif
  113. }
  114. static int
  115. waitrecmsg(struct IsdnCardState *cs, u_char *len,
  116. u_char *msg, int maxdelay)
  117. {
  118. int timeout = 0;
  119. struct isar_reg *ir = cs->bcs[0].hw.isar.reg;
  120. while((!(cs->BC_Read_Reg(cs, 0, ISAR_IRQBIT) & ISAR_IRQSTA)) &&
  121. (timeout++ < maxdelay))
  122. udelay(1);
  123. if (timeout >= maxdelay) {
  124. printk(KERN_WARNING"isar recmsg IRQSTA timeout\n");
  125. return(0);
  126. }
  127. get_irq_infos(cs, ir);
  128. rcv_mbox(cs, ir, msg);
  129. *len = ir->clsb;
  130. return(1);
  131. }
  132. int
  133. ISARVersion(struct IsdnCardState *cs, char *s)
  134. {
  135. int ver;
  136. u_char msg[] = ISAR_MSG_HWVER;
  137. u_char tmp[64];
  138. u_char len;
  139. u_long flags;
  140. int debug;
  141. cs->cardmsg(cs, CARD_RESET, NULL);
  142. spin_lock_irqsave(&cs->lock, flags);
  143. /* disable ISAR IRQ */
  144. cs->BC_Write_Reg(cs, 0, ISAR_IRQBIT, 0);
  145. debug = cs->debug;
  146. cs->debug &= ~(L1_DEB_HSCX | L1_DEB_HSCX_FIFO);
  147. if (!sendmsg(cs, ISAR_HIS_VNR, 0, 3, msg)) {
  148. spin_unlock_irqrestore(&cs->lock, flags);
  149. return(-1);
  150. }
  151. if (!waitrecmsg(cs, &len, tmp, 100000)) {
  152. spin_unlock_irqrestore(&cs->lock, flags);
  153. return(-2);
  154. }
  155. cs->debug = debug;
  156. if (cs->bcs[0].hw.isar.reg->iis == ISAR_IIS_VNR) {
  157. if (len == 1) {
  158. ver = tmp[0] & 0xf;
  159. printk(KERN_INFO "%s ISAR version %d\n", s, ver);
  160. } else
  161. ver = -3;
  162. } else
  163. ver = -4;
  164. spin_unlock_irqrestore(&cs->lock, flags);
  165. return(ver);
  166. }
  167. static int
  168. isar_load_firmware(struct IsdnCardState *cs, u_char __user *buf)
  169. {
  170. int ret, size, cnt, debug;
  171. u_char len, nom, noc;
  172. u_short sadr, left, *sp;
  173. u_char __user *p = buf;
  174. u_char *msg, *tmpmsg, *mp, tmp[64];
  175. u_long flags;
  176. struct isar_reg *ireg = cs->bcs[0].hw.isar.reg;
  177. struct {u_short sadr;
  178. u_short len;
  179. u_short d_key;
  180. } blk_head;
  181. #define BLK_HEAD_SIZE 6
  182. if (1 != (ret = ISARVersion(cs, "Testing"))) {
  183. printk(KERN_ERR"isar_load_firmware wrong isar version %d\n", ret);
  184. return(1);
  185. }
  186. debug = cs->debug;
  187. #if DBG_LOADFIRM<2
  188. cs->debug &= ~(L1_DEB_HSCX | L1_DEB_HSCX_FIFO);
  189. #endif
  190. if ((ret = copy_from_user(&size, p, sizeof(int)))) {
  191. printk(KERN_ERR"isar_load_firmware copy_from_user ret %d\n", ret);
  192. return ret;
  193. }
  194. p += sizeof(int);
  195. printk(KERN_DEBUG"isar_load_firmware size: %d\n", size);
  196. cnt = 0;
  197. /* disable ISAR IRQ */
  198. cs->BC_Write_Reg(cs, 0, ISAR_IRQBIT, 0);
  199. if (!(msg = kmalloc(256, GFP_KERNEL))) {
  200. printk(KERN_ERR"isar_load_firmware no buffer\n");
  201. return (1);
  202. }
  203. if (!(tmpmsg = kmalloc(256, GFP_KERNEL))) {
  204. printk(KERN_ERR"isar_load_firmware no tmp buffer\n");
  205. kfree(msg);
  206. return (1);
  207. }
  208. spin_lock_irqsave(&cs->lock, flags);
  209. /* disable ISAR IRQ */
  210. cs->BC_Write_Reg(cs, 0, ISAR_IRQBIT, 0);
  211. spin_unlock_irqrestore(&cs->lock, flags);
  212. while (cnt < size) {
  213. if ((ret = copy_from_user(&blk_head, p, BLK_HEAD_SIZE))) {
  214. printk(KERN_ERR"isar_load_firmware copy_from_user ret %d\n", ret);
  215. goto reterror;
  216. }
  217. #ifdef __BIG_ENDIAN
  218. sadr = (blk_head.sadr & 0xff)*256 + blk_head.sadr/256;
  219. blk_head.sadr = sadr;
  220. sadr = (blk_head.len & 0xff)*256 + blk_head.len/256;
  221. blk_head.len = sadr;
  222. sadr = (blk_head.d_key & 0xff)*256 + blk_head.d_key/256;
  223. blk_head.d_key = sadr;
  224. #endif /* __BIG_ENDIAN */
  225. cnt += BLK_HEAD_SIZE;
  226. p += BLK_HEAD_SIZE;
  227. printk(KERN_DEBUG"isar firmware block (%#x,%5d,%#x)\n",
  228. blk_head.sadr, blk_head.len, blk_head.d_key & 0xff);
  229. sadr = blk_head.sadr;
  230. left = blk_head.len;
  231. spin_lock_irqsave(&cs->lock, flags);
  232. if (!sendmsg(cs, ISAR_HIS_DKEY, blk_head.d_key & 0xff, 0, NULL)) {
  233. printk(KERN_ERR"isar sendmsg dkey failed\n");
  234. ret = 1;goto reterr_unlock;
  235. }
  236. if (!waitrecmsg(cs, &len, tmp, 100000)) {
  237. printk(KERN_ERR"isar waitrecmsg dkey failed\n");
  238. ret = 1;goto reterr_unlock;
  239. }
  240. if ((ireg->iis != ISAR_IIS_DKEY) || ireg->cmsb || len) {
  241. printk(KERN_ERR"isar wrong dkey response (%x,%x,%x)\n",
  242. ireg->iis, ireg->cmsb, len);
  243. ret = 1;goto reterr_unlock;
  244. }
  245. spin_unlock_irqrestore(&cs->lock, flags);
  246. while (left>0) {
  247. if (left > 126)
  248. noc = 126;
  249. else
  250. noc = left;
  251. nom = 2*noc;
  252. mp = msg;
  253. *mp++ = sadr / 256;
  254. *mp++ = sadr % 256;
  255. left -= noc;
  256. *mp++ = noc;
  257. if ((ret = copy_from_user(tmpmsg, p, nom))) {
  258. printk(KERN_ERR"isar_load_firmware copy_from_user ret %d\n", ret);
  259. goto reterror;
  260. }
  261. p += nom;
  262. cnt += nom;
  263. nom += 3;
  264. sp = (u_short *)tmpmsg;
  265. #if DBG_LOADFIRM
  266. printk(KERN_DEBUG"isar: load %3d words at %04x left %d\n",
  267. noc, sadr, left);
  268. #endif
  269. sadr += noc;
  270. while(noc) {
  271. #ifdef __BIG_ENDIAN
  272. *mp++ = *sp % 256;
  273. *mp++ = *sp / 256;
  274. #else
  275. *mp++ = *sp / 256;
  276. *mp++ = *sp % 256;
  277. #endif /* __BIG_ENDIAN */
  278. sp++;
  279. noc--;
  280. }
  281. spin_lock_irqsave(&cs->lock, flags);
  282. if (!sendmsg(cs, ISAR_HIS_FIRM, 0, nom, msg)) {
  283. printk(KERN_ERR"isar sendmsg prog failed\n");
  284. ret = 1;goto reterr_unlock;
  285. }
  286. if (!waitrecmsg(cs, &len, tmp, 100000)) {
  287. printk(KERN_ERR"isar waitrecmsg prog failed\n");
  288. ret = 1;goto reterr_unlock;
  289. }
  290. if ((ireg->iis != ISAR_IIS_FIRM) || ireg->cmsb || len) {
  291. printk(KERN_ERR"isar wrong prog response (%x,%x,%x)\n",
  292. ireg->iis, ireg->cmsb, len);
  293. ret = 1;goto reterr_unlock;
  294. }
  295. spin_unlock_irqrestore(&cs->lock, flags);
  296. }
  297. printk(KERN_DEBUG"isar firmware block %5d words loaded\n",
  298. blk_head.len);
  299. }
  300. /* 10ms delay */
  301. cnt = 10;
  302. while (cnt--)
  303. udelay(1000);
  304. msg[0] = 0xff;
  305. msg[1] = 0xfe;
  306. ireg->bstat = 0;
  307. spin_lock_irqsave(&cs->lock, flags);
  308. if (!sendmsg(cs, ISAR_HIS_STDSP, 0, 2, msg)) {
  309. printk(KERN_ERR"isar sendmsg start dsp failed\n");
  310. ret = 1;goto reterr_unlock;
  311. }
  312. if (!waitrecmsg(cs, &len, tmp, 100000)) {
  313. printk(KERN_ERR"isar waitrecmsg start dsp failed\n");
  314. ret = 1;goto reterr_unlock;
  315. }
  316. if ((ireg->iis != ISAR_IIS_STDSP) || ireg->cmsb || len) {
  317. printk(KERN_ERR"isar wrong start dsp response (%x,%x,%x)\n",
  318. ireg->iis, ireg->cmsb, len);
  319. ret = 1;goto reterr_unlock;
  320. } else
  321. printk(KERN_DEBUG"isar start dsp success\n");
  322. /* NORMAL mode entered */
  323. /* Enable IRQs of ISAR */
  324. cs->BC_Write_Reg(cs, 0, ISAR_IRQBIT, ISAR_IRQSTA);
  325. spin_unlock_irqrestore(&cs->lock, flags);
  326. cnt = 1000; /* max 1s */
  327. while ((!ireg->bstat) && cnt) {
  328. udelay(1000);
  329. cnt--;
  330. }
  331. if (!cnt) {
  332. printk(KERN_ERR"isar no general status event received\n");
  333. ret = 1;goto reterror;
  334. } else {
  335. printk(KERN_DEBUG"isar general status event %x\n",
  336. ireg->bstat);
  337. }
  338. /* 10ms delay */
  339. cnt = 10;
  340. while (cnt--)
  341. udelay(1000);
  342. spin_lock_irqsave(&cs->lock, flags);
  343. ireg->iis = 0;
  344. if (!sendmsg(cs, ISAR_HIS_DIAG, ISAR_CTRL_STST, 0, NULL)) {
  345. printk(KERN_ERR"isar sendmsg self tst failed\n");
  346. ret = 1;goto reterr_unlock;
  347. }
  348. cnt = 10000; /* max 100 ms */
  349. spin_unlock_irqrestore(&cs->lock, flags);
  350. while ((ireg->iis != ISAR_IIS_DIAG) && cnt) {
  351. udelay(10);
  352. cnt--;
  353. }
  354. udelay(1000);
  355. if (!cnt) {
  356. printk(KERN_ERR"isar no self tst response\n");
  357. ret = 1;goto reterror;
  358. }
  359. if ((ireg->cmsb == ISAR_CTRL_STST) && (ireg->clsb == 1)
  360. && (ireg->par[0] == 0)) {
  361. printk(KERN_DEBUG"isar selftest OK\n");
  362. } else {
  363. printk(KERN_DEBUG"isar selftest not OK %x/%x/%x\n",
  364. ireg->cmsb, ireg->clsb, ireg->par[0]);
  365. ret = 1;goto reterror;
  366. }
  367. spin_lock_irqsave(&cs->lock, flags);
  368. ireg->iis = 0;
  369. if (!sendmsg(cs, ISAR_HIS_DIAG, ISAR_CTRL_SWVER, 0, NULL)) {
  370. printk(KERN_ERR"isar RQST SVN failed\n");
  371. ret = 1;goto reterr_unlock;
  372. }
  373. spin_unlock_irqrestore(&cs->lock, flags);
  374. cnt = 30000; /* max 300 ms */
  375. while ((ireg->iis != ISAR_IIS_DIAG) && cnt) {
  376. udelay(10);
  377. cnt--;
  378. }
  379. udelay(1000);
  380. if (!cnt) {
  381. printk(KERN_ERR"isar no SVN response\n");
  382. ret = 1;goto reterror;
  383. } else {
  384. if ((ireg->cmsb == ISAR_CTRL_SWVER) && (ireg->clsb == 1))
  385. printk(KERN_DEBUG"isar software version %#x\n",
  386. ireg->par[0]);
  387. else {
  388. printk(KERN_ERR"isar wrong swver response (%x,%x) cnt(%d)\n",
  389. ireg->cmsb, ireg->clsb, cnt);
  390. ret = 1;goto reterror;
  391. }
  392. }
  393. spin_lock_irqsave(&cs->lock, flags);
  394. cs->debug = debug;
  395. isar_setup(cs);
  396. ret = 0;
  397. reterr_unlock:
  398. spin_unlock_irqrestore(&cs->lock, flags);
  399. reterror:
  400. cs->debug = debug;
  401. if (ret)
  402. /* disable ISAR IRQ */
  403. cs->BC_Write_Reg(cs, 0, ISAR_IRQBIT, 0);
  404. kfree(msg);
  405. kfree(tmpmsg);
  406. return(ret);
  407. }
  408. extern void BChannel_bh(struct BCState *);
  409. #define B_LL_NOCARRIER 8
  410. #define B_LL_CONNECT 9
  411. #define B_LL_OK 10
  412. static void
  413. isar_bh(struct work_struct *work)
  414. {
  415. struct BCState *bcs = container_of(work, struct BCState, tqueue);
  416. BChannel_bh(bcs);
  417. if (test_and_clear_bit(B_LL_NOCARRIER, &bcs->event))
  418. ll_deliver_faxstat(bcs, ISDN_FAX_CLASS1_NOCARR);
  419. if (test_and_clear_bit(B_LL_CONNECT, &bcs->event))
  420. ll_deliver_faxstat(bcs, ISDN_FAX_CLASS1_CONNECT);
  421. if (test_and_clear_bit(B_LL_OK, &bcs->event))
  422. ll_deliver_faxstat(bcs, ISDN_FAX_CLASS1_OK);
  423. }
  424. static void
  425. send_DLE_ETX(struct BCState *bcs)
  426. {
  427. u_char dleetx[2] = {DLE,ETX};
  428. struct sk_buff *skb;
  429. if ((skb = dev_alloc_skb(2))) {
  430. memcpy(skb_put(skb, 2), dleetx, 2);
  431. skb_queue_tail(&bcs->rqueue, skb);
  432. schedule_event(bcs, B_RCVBUFREADY);
  433. } else {
  434. printk(KERN_WARNING "HiSax: skb out of memory\n");
  435. }
  436. }
  437. static inline int
  438. dle_count(unsigned char *buf, int len)
  439. {
  440. int count = 0;
  441. while (len--)
  442. if (*buf++ == DLE)
  443. count++;
  444. return count;
  445. }
  446. static inline void
  447. insert_dle(unsigned char *dest, unsigned char *src, int count) {
  448. /* <DLE> in input stream have to be flagged as <DLE><DLE> */
  449. while (count--) {
  450. *dest++ = *src;
  451. if (*src++ == DLE)
  452. *dest++ = DLE;
  453. }
  454. }
  455. static void
  456. isar_rcv_frame(struct IsdnCardState *cs, struct BCState *bcs)
  457. {
  458. u_char *ptr;
  459. struct sk_buff *skb;
  460. struct isar_reg *ireg = bcs->hw.isar.reg;
  461. if (!ireg->clsb) {
  462. debugl1(cs, "isar zero len frame");
  463. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  464. return;
  465. }
  466. switch (bcs->mode) {
  467. case L1_MODE_NULL:
  468. debugl1(cs, "isar mode 0 spurious IIS_RDATA %x/%x/%x",
  469. ireg->iis, ireg->cmsb, ireg->clsb);
  470. printk(KERN_WARNING"isar mode 0 spurious IIS_RDATA %x/%x/%x\n",
  471. ireg->iis, ireg->cmsb, ireg->clsb);
  472. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  473. break;
  474. case L1_MODE_TRANS:
  475. case L1_MODE_V32:
  476. if ((skb = dev_alloc_skb(ireg->clsb))) {
  477. rcv_mbox(cs, ireg, (u_char *)skb_put(skb, ireg->clsb));
  478. skb_queue_tail(&bcs->rqueue, skb);
  479. schedule_event(bcs, B_RCVBUFREADY);
  480. } else {
  481. printk(KERN_WARNING "HiSax: skb out of memory\n");
  482. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  483. }
  484. break;
  485. case L1_MODE_HDLC:
  486. if ((bcs->hw.isar.rcvidx + ireg->clsb) > HSCX_BUFMAX) {
  487. if (cs->debug & L1_DEB_WARN)
  488. debugl1(cs, "isar_rcv_frame: incoming packet too large");
  489. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  490. bcs->hw.isar.rcvidx = 0;
  491. } else if (ireg->cmsb & HDLC_ERROR) {
  492. if (cs->debug & L1_DEB_WARN)
  493. debugl1(cs, "isar frame error %x len %d",
  494. ireg->cmsb, ireg->clsb);
  495. #ifdef ERROR_STATISTIC
  496. if (ireg->cmsb & HDLC_ERR_RER)
  497. bcs->err_inv++;
  498. if (ireg->cmsb & HDLC_ERR_CER)
  499. bcs->err_crc++;
  500. #endif
  501. bcs->hw.isar.rcvidx = 0;
  502. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  503. } else {
  504. if (ireg->cmsb & HDLC_FSD)
  505. bcs->hw.isar.rcvidx = 0;
  506. ptr = bcs->hw.isar.rcvbuf + bcs->hw.isar.rcvidx;
  507. bcs->hw.isar.rcvidx += ireg->clsb;
  508. rcv_mbox(cs, ireg, ptr);
  509. if (ireg->cmsb & HDLC_FED) {
  510. if (bcs->hw.isar.rcvidx < 3) { /* last 2 bytes are the FCS */
  511. if (cs->debug & L1_DEB_WARN)
  512. debugl1(cs, "isar frame to short %d",
  513. bcs->hw.isar.rcvidx);
  514. } else if (!(skb = dev_alloc_skb(bcs->hw.isar.rcvidx-2))) {
  515. printk(KERN_WARNING "ISAR: receive out of memory\n");
  516. } else {
  517. memcpy(skb_put(skb, bcs->hw.isar.rcvidx-2),
  518. bcs->hw.isar.rcvbuf, bcs->hw.isar.rcvidx-2);
  519. skb_queue_tail(&bcs->rqueue, skb);
  520. schedule_event(bcs, B_RCVBUFREADY);
  521. }
  522. bcs->hw.isar.rcvidx = 0;
  523. }
  524. }
  525. break;
  526. case L1_MODE_FAX:
  527. if (bcs->hw.isar.state != STFAX_ACTIV) {
  528. if (cs->debug & L1_DEB_WARN)
  529. debugl1(cs, "isar_rcv_frame: not ACTIV");
  530. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  531. bcs->hw.isar.rcvidx = 0;
  532. break;
  533. }
  534. if (bcs->hw.isar.cmd == PCTRL_CMD_FRM) {
  535. rcv_mbox(cs, ireg, bcs->hw.isar.rcvbuf);
  536. bcs->hw.isar.rcvidx = ireg->clsb +
  537. dle_count(bcs->hw.isar.rcvbuf, ireg->clsb);
  538. if (cs->debug & L1_DEB_HSCX)
  539. debugl1(cs, "isar_rcv_frame: raw(%d) dle(%d)",
  540. ireg->clsb, bcs->hw.isar.rcvidx);
  541. if ((skb = dev_alloc_skb(bcs->hw.isar.rcvidx))) {
  542. insert_dle((u_char *)skb_put(skb, bcs->hw.isar.rcvidx),
  543. bcs->hw.isar.rcvbuf, ireg->clsb);
  544. skb_queue_tail(&bcs->rqueue, skb);
  545. schedule_event(bcs, B_RCVBUFREADY);
  546. if (ireg->cmsb & SART_NMD) { /* ABORT */
  547. if (cs->debug & L1_DEB_WARN)
  548. debugl1(cs, "isar_rcv_frame: no more data");
  549. bcs->hw.isar.rcvidx = 0;
  550. send_DLE_ETX(bcs);
  551. sendmsg(cs, SET_DPS(bcs->hw.isar.dpath) |
  552. ISAR_HIS_PUMPCTRL, PCTRL_CMD_ESC,
  553. 0, NULL);
  554. bcs->hw.isar.state = STFAX_ESCAPE;
  555. schedule_event(bcs, B_LL_NOCARRIER);
  556. }
  557. } else {
  558. printk(KERN_WARNING "HiSax: skb out of memory\n");
  559. }
  560. break;
  561. }
  562. if (bcs->hw.isar.cmd != PCTRL_CMD_FRH) {
  563. if (cs->debug & L1_DEB_WARN)
  564. debugl1(cs, "isar_rcv_frame: unknown fax mode %x",
  565. bcs->hw.isar.cmd);
  566. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  567. bcs->hw.isar.rcvidx = 0;
  568. break;
  569. }
  570. /* PCTRL_CMD_FRH */
  571. if ((bcs->hw.isar.rcvidx + ireg->clsb) > HSCX_BUFMAX) {
  572. if (cs->debug & L1_DEB_WARN)
  573. debugl1(cs, "isar_rcv_frame: incoming packet too large");
  574. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  575. bcs->hw.isar.rcvidx = 0;
  576. } else if (ireg->cmsb & HDLC_ERROR) {
  577. if (cs->debug & L1_DEB_WARN)
  578. debugl1(cs, "isar frame error %x len %d",
  579. ireg->cmsb, ireg->clsb);
  580. bcs->hw.isar.rcvidx = 0;
  581. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  582. } else {
  583. if (ireg->cmsb & HDLC_FSD) {
  584. bcs->hw.isar.rcvidx = 0;
  585. }
  586. ptr = bcs->hw.isar.rcvbuf + bcs->hw.isar.rcvidx;
  587. bcs->hw.isar.rcvidx += ireg->clsb;
  588. rcv_mbox(cs, ireg, ptr);
  589. if (ireg->cmsb & HDLC_FED) {
  590. int len = bcs->hw.isar.rcvidx +
  591. dle_count(bcs->hw.isar.rcvbuf, bcs->hw.isar.rcvidx);
  592. if (bcs->hw.isar.rcvidx < 3) { /* last 2 bytes are the FCS */
  593. if (cs->debug & L1_DEB_WARN)
  594. debugl1(cs, "isar frame to short %d",
  595. bcs->hw.isar.rcvidx);
  596. printk(KERN_WARNING "ISAR: frame to short %d\n",
  597. bcs->hw.isar.rcvidx);
  598. } else if (!(skb = dev_alloc_skb(len))) {
  599. printk(KERN_WARNING "ISAR: receive out of memory\n");
  600. } else {
  601. insert_dle((u_char *)skb_put(skb, len),
  602. bcs->hw.isar.rcvbuf,
  603. bcs->hw.isar.rcvidx);
  604. skb_queue_tail(&bcs->rqueue, skb);
  605. schedule_event(bcs, B_RCVBUFREADY);
  606. send_DLE_ETX(bcs);
  607. schedule_event(bcs, B_LL_OK);
  608. test_and_clear_bit(BC_FLG_FRH_WAIT, &bcs->Flag);
  609. }
  610. bcs->hw.isar.rcvidx = 0;
  611. }
  612. }
  613. if (ireg->cmsb & SART_NMD) { /* ABORT */
  614. if (cs->debug & L1_DEB_WARN)
  615. debugl1(cs, "isar_rcv_frame: no more data");
  616. bcs->hw.isar.rcvidx = 0;
  617. sendmsg(cs, SET_DPS(bcs->hw.isar.dpath) |
  618. ISAR_HIS_PUMPCTRL, PCTRL_CMD_ESC, 0, NULL);
  619. bcs->hw.isar.state = STFAX_ESCAPE;
  620. if (test_and_clear_bit(BC_FLG_FRH_WAIT, &bcs->Flag)) {
  621. send_DLE_ETX(bcs);
  622. schedule_event(bcs, B_LL_NOCARRIER);
  623. }
  624. }
  625. break;
  626. default:
  627. printk(KERN_ERR"isar_rcv_frame mode (%x)error\n", bcs->mode);
  628. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  629. break;
  630. }
  631. }
  632. void
  633. isar_fill_fifo(struct BCState *bcs)
  634. {
  635. struct IsdnCardState *cs = bcs->cs;
  636. int count;
  637. u_char msb;
  638. u_char *ptr;
  639. if ((cs->debug & L1_DEB_HSCX) && !(cs->debug & L1_DEB_HSCX_FIFO))
  640. debugl1(cs, "isar_fill_fifo");
  641. if (!bcs->tx_skb)
  642. return;
  643. if (bcs->tx_skb->len <= 0)
  644. return;
  645. if (!(bcs->hw.isar.reg->bstat &
  646. (bcs->hw.isar.dpath == 1 ? BSTAT_RDM1 : BSTAT_RDM2)))
  647. return;
  648. if (bcs->tx_skb->len > bcs->hw.isar.mml) {
  649. msb = 0;
  650. count = bcs->hw.isar.mml;
  651. } else {
  652. count = bcs->tx_skb->len;
  653. msb = HDLC_FED;
  654. }
  655. ptr = bcs->tx_skb->data;
  656. if (!bcs->hw.isar.txcnt) {
  657. msb |= HDLC_FST;
  658. if ((bcs->mode == L1_MODE_FAX) &&
  659. (bcs->hw.isar.cmd == PCTRL_CMD_FTH)) {
  660. if (bcs->tx_skb->len > 1) {
  661. if ((ptr[0]== 0xff) && (ptr[1] == 0x13))
  662. /* last frame */
  663. test_and_set_bit(BC_FLG_LASTDATA,
  664. &bcs->Flag);
  665. }
  666. }
  667. }
  668. skb_pull(bcs->tx_skb, count);
  669. bcs->tx_cnt -= count;
  670. bcs->hw.isar.txcnt += count;
  671. switch (bcs->mode) {
  672. case L1_MODE_NULL:
  673. printk(KERN_ERR"isar_fill_fifo wrong mode 0\n");
  674. break;
  675. case L1_MODE_TRANS:
  676. case L1_MODE_V32:
  677. sendmsg(cs, SET_DPS(bcs->hw.isar.dpath) | ISAR_HIS_SDATA,
  678. 0, count, ptr);
  679. break;
  680. case L1_MODE_HDLC:
  681. sendmsg(cs, SET_DPS(bcs->hw.isar.dpath) | ISAR_HIS_SDATA,
  682. msb, count, ptr);
  683. break;
  684. case L1_MODE_FAX:
  685. if (bcs->hw.isar.state != STFAX_ACTIV) {
  686. if (cs->debug & L1_DEB_WARN)
  687. debugl1(cs, "isar_fill_fifo: not ACTIV");
  688. } else if (bcs->hw.isar.cmd == PCTRL_CMD_FTH) {
  689. sendmsg(cs, SET_DPS(bcs->hw.isar.dpath) | ISAR_HIS_SDATA,
  690. msb, count, ptr);
  691. } else if (bcs->hw.isar.cmd == PCTRL_CMD_FTM) {
  692. sendmsg(cs, SET_DPS(bcs->hw.isar.dpath) | ISAR_HIS_SDATA,
  693. 0, count, ptr);
  694. } else {
  695. if (cs->debug & L1_DEB_WARN)
  696. debugl1(cs, "isar_fill_fifo: not FTH/FTM");
  697. }
  698. break;
  699. default:
  700. if (cs->debug)
  701. debugl1(cs, "isar_fill_fifo mode(%x) error", bcs->mode);
  702. printk(KERN_ERR"isar_fill_fifo mode(%x) error\n", bcs->mode);
  703. break;
  704. }
  705. }
  706. static inline
  707. struct BCState *sel_bcs_isar(struct IsdnCardState *cs, u_char dpath)
  708. {
  709. if ((!dpath) || (dpath == 3))
  710. return(NULL);
  711. if (cs->bcs[0].hw.isar.dpath == dpath)
  712. return(&cs->bcs[0]);
  713. if (cs->bcs[1].hw.isar.dpath == dpath)
  714. return(&cs->bcs[1]);
  715. return(NULL);
  716. }
  717. static void
  718. send_frames(struct BCState *bcs)
  719. {
  720. if (bcs->tx_skb) {
  721. if (bcs->tx_skb->len) {
  722. isar_fill_fifo(bcs);
  723. return;
  724. } else {
  725. if (test_bit(FLG_LLI_L1WAKEUP,&bcs->st->lli.flag) &&
  726. (PACKET_NOACK != bcs->tx_skb->pkt_type)) {
  727. u_long flags;
  728. spin_lock_irqsave(&bcs->aclock, flags);
  729. bcs->ackcnt += bcs->hw.isar.txcnt;
  730. spin_unlock_irqrestore(&bcs->aclock, flags);
  731. schedule_event(bcs, B_ACKPENDING);
  732. }
  733. if (bcs->mode == L1_MODE_FAX) {
  734. if (bcs->hw.isar.cmd == PCTRL_CMD_FTH) {
  735. if (test_bit(BC_FLG_LASTDATA, &bcs->Flag)) {
  736. test_and_set_bit(BC_FLG_NMD_DATA, &bcs->Flag);
  737. }
  738. } else if (bcs->hw.isar.cmd == PCTRL_CMD_FTM) {
  739. if (test_bit(BC_FLG_DLEETX, &bcs->Flag)) {
  740. test_and_set_bit(BC_FLG_LASTDATA, &bcs->Flag);
  741. test_and_set_bit(BC_FLG_NMD_DATA, &bcs->Flag);
  742. }
  743. }
  744. }
  745. dev_kfree_skb_any(bcs->tx_skb);
  746. bcs->hw.isar.txcnt = 0;
  747. bcs->tx_skb = NULL;
  748. }
  749. }
  750. if ((bcs->tx_skb = skb_dequeue(&bcs->squeue))) {
  751. bcs->hw.isar.txcnt = 0;
  752. test_and_set_bit(BC_FLG_BUSY, &bcs->Flag);
  753. isar_fill_fifo(bcs);
  754. } else {
  755. if (test_and_clear_bit(BC_FLG_DLEETX, &bcs->Flag)) {
  756. if (test_and_clear_bit(BC_FLG_LASTDATA, &bcs->Flag)) {
  757. if (test_and_clear_bit(BC_FLG_NMD_DATA, &bcs->Flag)) {
  758. u_char dummy = 0;
  759. sendmsg(bcs->cs, SET_DPS(bcs->hw.isar.dpath) |
  760. ISAR_HIS_SDATA, 0x01, 1, &dummy);
  761. }
  762. test_and_set_bit(BC_FLG_LL_OK, &bcs->Flag);
  763. } else {
  764. schedule_event(bcs, B_LL_CONNECT);
  765. }
  766. }
  767. test_and_clear_bit(BC_FLG_BUSY, &bcs->Flag);
  768. schedule_event(bcs, B_XMTBUFREADY);
  769. }
  770. }
  771. static inline void
  772. check_send(struct IsdnCardState *cs, u_char rdm)
  773. {
  774. struct BCState *bcs;
  775. if (rdm & BSTAT_RDM1) {
  776. if ((bcs = sel_bcs_isar(cs, 1))) {
  777. if (bcs->mode) {
  778. send_frames(bcs);
  779. }
  780. }
  781. }
  782. if (rdm & BSTAT_RDM2) {
  783. if ((bcs = sel_bcs_isar(cs, 2))) {
  784. if (bcs->mode) {
  785. send_frames(bcs);
  786. }
  787. }
  788. }
  789. }
  790. static const char *dmril[] = {"NO SPEED", "1200/75", "NODEF2", "75/1200",
  791. "NODEF4", "300", "600", "1200", "2400",
  792. "4800", "7200", "9600nt", "9600t", "12000",
  793. "14400", "WRONG"};
  794. static const char *dmrim[] = {"NO MOD", "NO DEF", "V32/V32b", "V22", "V21",
  795. "Bell103", "V23", "Bell202", "V17", "V29",
  796. "V27ter"};
  797. static void
  798. isar_pump_status_rsp(struct BCState *bcs, struct isar_reg *ireg) {
  799. struct IsdnCardState *cs = bcs->cs;
  800. u_char ril = ireg->par[0];
  801. u_char rim;
  802. if (!test_and_clear_bit(ISAR_RATE_REQ, &bcs->hw.isar.reg->Flags))
  803. return;
  804. if (ril > 14) {
  805. if (cs->debug & L1_DEB_WARN)
  806. debugl1(cs, "wrong pstrsp ril=%d",ril);
  807. ril = 15;
  808. }
  809. switch(ireg->par[1]) {
  810. case 0:
  811. rim = 0;
  812. break;
  813. case 0x20:
  814. rim = 2;
  815. break;
  816. case 0x40:
  817. rim = 3;
  818. break;
  819. case 0x41:
  820. rim = 4;
  821. break;
  822. case 0x51:
  823. rim = 5;
  824. break;
  825. case 0x61:
  826. rim = 6;
  827. break;
  828. case 0x71:
  829. rim = 7;
  830. break;
  831. case 0x82:
  832. rim = 8;
  833. break;
  834. case 0x92:
  835. rim = 9;
  836. break;
  837. case 0xa2:
  838. rim = 10;
  839. break;
  840. default:
  841. rim = 1;
  842. break;
  843. }
  844. sprintf(bcs->hw.isar.conmsg,"%s %s", dmril[ril], dmrim[rim]);
  845. bcs->conmsg = bcs->hw.isar.conmsg;
  846. if (cs->debug & L1_DEB_HSCX)
  847. debugl1(cs, "pump strsp %s", bcs->conmsg);
  848. }
  849. static void
  850. isar_pump_statev_modem(struct BCState *bcs, u_char devt) {
  851. struct IsdnCardState *cs = bcs->cs;
  852. u_char dps = SET_DPS(bcs->hw.isar.dpath);
  853. switch(devt) {
  854. case PSEV_10MS_TIMER:
  855. if (cs->debug & L1_DEB_HSCX)
  856. debugl1(cs, "pump stev TIMER");
  857. break;
  858. case PSEV_CON_ON:
  859. if (cs->debug & L1_DEB_HSCX)
  860. debugl1(cs, "pump stev CONNECT");
  861. l1_msg_b(bcs->st, PH_ACTIVATE | REQUEST, NULL);
  862. break;
  863. case PSEV_CON_OFF:
  864. if (cs->debug & L1_DEB_HSCX)
  865. debugl1(cs, "pump stev NO CONNECT");
  866. sendmsg(cs, dps | ISAR_HIS_PSTREQ, 0, 0, NULL);
  867. l1_msg_b(bcs->st, PH_DEACTIVATE | REQUEST, NULL);
  868. break;
  869. case PSEV_V24_OFF:
  870. if (cs->debug & L1_DEB_HSCX)
  871. debugl1(cs, "pump stev V24 OFF");
  872. break;
  873. case PSEV_CTS_ON:
  874. if (cs->debug & L1_DEB_HSCX)
  875. debugl1(cs, "pump stev CTS ON");
  876. break;
  877. case PSEV_CTS_OFF:
  878. if (cs->debug & L1_DEB_HSCX)
  879. debugl1(cs, "pump stev CTS OFF");
  880. break;
  881. case PSEV_DCD_ON:
  882. if (cs->debug & L1_DEB_HSCX)
  883. debugl1(cs, "pump stev CARRIER ON");
  884. test_and_set_bit(ISAR_RATE_REQ, &bcs->hw.isar.reg->Flags);
  885. sendmsg(cs, dps | ISAR_HIS_PSTREQ, 0, 0, NULL);
  886. break;
  887. case PSEV_DCD_OFF:
  888. if (cs->debug & L1_DEB_HSCX)
  889. debugl1(cs, "pump stev CARRIER OFF");
  890. break;
  891. case PSEV_DSR_ON:
  892. if (cs->debug & L1_DEB_HSCX)
  893. debugl1(cs, "pump stev DSR ON");
  894. break;
  895. case PSEV_DSR_OFF:
  896. if (cs->debug & L1_DEB_HSCX)
  897. debugl1(cs, "pump stev DSR_OFF");
  898. break;
  899. case PSEV_REM_RET:
  900. if (cs->debug & L1_DEB_HSCX)
  901. debugl1(cs, "pump stev REMOTE RETRAIN");
  902. break;
  903. case PSEV_REM_REN:
  904. if (cs->debug & L1_DEB_HSCX)
  905. debugl1(cs, "pump stev REMOTE RENEGOTIATE");
  906. break;
  907. case PSEV_GSTN_CLR:
  908. if (cs->debug & L1_DEB_HSCX)
  909. debugl1(cs, "pump stev GSTN CLEAR", devt);
  910. break;
  911. default:
  912. if (cs->debug & L1_DEB_HSCX)
  913. debugl1(cs, "unknown pump stev %x", devt);
  914. break;
  915. }
  916. }
  917. static void
  918. ll_deliver_faxstat(struct BCState *bcs, u_char status)
  919. {
  920. isdn_ctrl ic;
  921. struct Channel *chanp = (struct Channel *) bcs->st->lli.userdata;
  922. if (bcs->cs->debug & L1_DEB_HSCX)
  923. debugl1(bcs->cs, "HL->LL FAXIND %x", status);
  924. ic.driver = bcs->cs->myid;
  925. ic.command = ISDN_STAT_FAXIND;
  926. ic.arg = chanp->chan;
  927. ic.parm.aux.cmd = status;
  928. bcs->cs->iif.statcallb(&ic);
  929. }
  930. static void
  931. isar_pump_statev_fax(struct BCState *bcs, u_char devt) {
  932. struct IsdnCardState *cs = bcs->cs;
  933. u_char dps = SET_DPS(bcs->hw.isar.dpath);
  934. u_char p1;
  935. switch(devt) {
  936. case PSEV_10MS_TIMER:
  937. if (cs->debug & L1_DEB_HSCX)
  938. debugl1(cs, "pump stev TIMER");
  939. break;
  940. case PSEV_RSP_READY:
  941. if (cs->debug & L1_DEB_HSCX)
  942. debugl1(cs, "pump stev RSP_READY");
  943. bcs->hw.isar.state = STFAX_READY;
  944. l1_msg_b(bcs->st, PH_ACTIVATE | REQUEST, NULL);
  945. if (test_bit(BC_FLG_ORIG, &bcs->Flag)) {
  946. isar_pump_cmd(bcs, ISDN_FAX_CLASS1_FRH, 3);
  947. } else {
  948. isar_pump_cmd(bcs, ISDN_FAX_CLASS1_FTH, 3);
  949. }
  950. break;
  951. case PSEV_LINE_TX_H:
  952. if (bcs->hw.isar.state == STFAX_LINE) {
  953. if (cs->debug & L1_DEB_HSCX)
  954. debugl1(cs, "pump stev LINE_TX_H");
  955. bcs->hw.isar.state = STFAX_CONT;
  956. sendmsg(cs, dps | ISAR_HIS_PUMPCTRL, PCTRL_CMD_CONT, 0, NULL);
  957. } else {
  958. if (cs->debug & L1_DEB_WARN)
  959. debugl1(cs, "pump stev LINE_TX_H wrong st %x",
  960. bcs->hw.isar.state);
  961. }
  962. break;
  963. case PSEV_LINE_RX_H:
  964. if (bcs->hw.isar.state == STFAX_LINE) {
  965. if (cs->debug & L1_DEB_HSCX)
  966. debugl1(cs, "pump stev LINE_RX_H");
  967. bcs->hw.isar.state = STFAX_CONT;
  968. sendmsg(cs, dps | ISAR_HIS_PUMPCTRL, PCTRL_CMD_CONT, 0, NULL);
  969. } else {
  970. if (cs->debug & L1_DEB_WARN)
  971. debugl1(cs, "pump stev LINE_RX_H wrong st %x",
  972. bcs->hw.isar.state);
  973. }
  974. break;
  975. case PSEV_LINE_TX_B:
  976. if (bcs->hw.isar.state == STFAX_LINE) {
  977. if (cs->debug & L1_DEB_HSCX)
  978. debugl1(cs, "pump stev LINE_TX_B");
  979. bcs->hw.isar.state = STFAX_CONT;
  980. sendmsg(cs, dps | ISAR_HIS_PUMPCTRL, PCTRL_CMD_CONT, 0, NULL);
  981. } else {
  982. if (cs->debug & L1_DEB_WARN)
  983. debugl1(cs, "pump stev LINE_TX_B wrong st %x",
  984. bcs->hw.isar.state);
  985. }
  986. break;
  987. case PSEV_LINE_RX_B:
  988. if (bcs->hw.isar.state == STFAX_LINE) {
  989. if (cs->debug & L1_DEB_HSCX)
  990. debugl1(cs, "pump stev LINE_RX_B");
  991. bcs->hw.isar.state = STFAX_CONT;
  992. sendmsg(cs, dps | ISAR_HIS_PUMPCTRL, PCTRL_CMD_CONT, 0, NULL);
  993. } else {
  994. if (cs->debug & L1_DEB_WARN)
  995. debugl1(cs, "pump stev LINE_RX_B wrong st %x",
  996. bcs->hw.isar.state);
  997. }
  998. break;
  999. case PSEV_RSP_CONN:
  1000. if (bcs->hw.isar.state == STFAX_CONT) {
  1001. if (cs->debug & L1_DEB_HSCX)
  1002. debugl1(cs, "pump stev RSP_CONN");
  1003. bcs->hw.isar.state = STFAX_ACTIV;
  1004. test_and_set_bit(ISAR_RATE_REQ, &bcs->hw.isar.reg->Flags);
  1005. sendmsg(cs, dps | ISAR_HIS_PSTREQ, 0, 0, NULL);
  1006. if (bcs->hw.isar.cmd == PCTRL_CMD_FTH) {
  1007. /* 1s Flags before data */
  1008. if (test_and_set_bit(BC_FLG_FTI_RUN, &bcs->Flag))
  1009. del_timer(&bcs->hw.isar.ftimer);
  1010. /* 1000 ms */
  1011. bcs->hw.isar.ftimer.expires =
  1012. jiffies + ((1000 * HZ)/1000);
  1013. test_and_set_bit(BC_FLG_LL_CONN,
  1014. &bcs->Flag);
  1015. add_timer(&bcs->hw.isar.ftimer);
  1016. } else {
  1017. schedule_event(bcs, B_LL_CONNECT);
  1018. }
  1019. } else {
  1020. if (cs->debug & L1_DEB_WARN)
  1021. debugl1(cs, "pump stev RSP_CONN wrong st %x",
  1022. bcs->hw.isar.state);
  1023. }
  1024. break;
  1025. case PSEV_FLAGS_DET:
  1026. if (cs->debug & L1_DEB_HSCX)
  1027. debugl1(cs, "pump stev FLAGS_DET");
  1028. break;
  1029. case PSEV_RSP_DISC:
  1030. if (cs->debug & L1_DEB_HSCX)
  1031. debugl1(cs, "pump stev RSP_DISC");
  1032. if (bcs->hw.isar.state == STFAX_ESCAPE) {
  1033. p1 = 5;
  1034. switch(bcs->hw.isar.newcmd) {
  1035. case 0:
  1036. bcs->hw.isar.state = STFAX_READY;
  1037. break;
  1038. case PCTRL_CMD_FTM:
  1039. p1 = 2;
  1040. case PCTRL_CMD_FTH:
  1041. sendmsg(cs, dps | ISAR_HIS_PUMPCTRL,
  1042. PCTRL_CMD_SILON, 1, &p1);
  1043. bcs->hw.isar.state = STFAX_SILDET;
  1044. break;
  1045. case PCTRL_CMD_FRM:
  1046. if (frm_extra_delay)
  1047. mdelay(frm_extra_delay);
  1048. case PCTRL_CMD_FRH:
  1049. p1 = bcs->hw.isar.mod = bcs->hw.isar.newmod;
  1050. bcs->hw.isar.newmod = 0;
  1051. bcs->hw.isar.cmd = bcs->hw.isar.newcmd;
  1052. bcs->hw.isar.newcmd = 0;
  1053. sendmsg(cs, dps | ISAR_HIS_PUMPCTRL,
  1054. bcs->hw.isar.cmd, 1, &p1);
  1055. bcs->hw.isar.state = STFAX_LINE;
  1056. bcs->hw.isar.try_mod = 3;
  1057. break;
  1058. default:
  1059. if (cs->debug & L1_DEB_HSCX)
  1060. debugl1(cs, "RSP_DISC unknown newcmd %x", bcs->hw.isar.newcmd);
  1061. break;
  1062. }
  1063. } else if (bcs->hw.isar.state == STFAX_ACTIV) {
  1064. if (test_and_clear_bit(BC_FLG_LL_OK, &bcs->Flag)) {
  1065. schedule_event(bcs, B_LL_OK);
  1066. } else if (bcs->hw.isar.cmd == PCTRL_CMD_FRM) {
  1067. send_DLE_ETX(bcs);
  1068. schedule_event(bcs, B_LL_NOCARRIER);
  1069. } else {
  1070. ll_deliver_faxstat(bcs, ISDN_FAX_CLASS1_FCERROR);
  1071. }
  1072. bcs->hw.isar.state = STFAX_READY;
  1073. } else {
  1074. bcs->hw.isar.state = STFAX_READY;
  1075. ll_deliver_faxstat(bcs, ISDN_FAX_CLASS1_FCERROR);
  1076. }
  1077. break;
  1078. case PSEV_RSP_SILDET:
  1079. if (cs->debug & L1_DEB_HSCX)
  1080. debugl1(cs, "pump stev RSP_SILDET");
  1081. if (bcs->hw.isar.state == STFAX_SILDET) {
  1082. p1 = bcs->hw.isar.mod = bcs->hw.isar.newmod;
  1083. bcs->hw.isar.newmod = 0;
  1084. bcs->hw.isar.cmd = bcs->hw.isar.newcmd;
  1085. bcs->hw.isar.newcmd = 0;
  1086. sendmsg(cs, dps | ISAR_HIS_PUMPCTRL,
  1087. bcs->hw.isar.cmd, 1, &p1);
  1088. bcs->hw.isar.state = STFAX_LINE;
  1089. bcs->hw.isar.try_mod = 3;
  1090. }
  1091. break;
  1092. case PSEV_RSP_SILOFF:
  1093. if (cs->debug & L1_DEB_HSCX)
  1094. debugl1(cs, "pump stev RSP_SILOFF");
  1095. break;
  1096. case PSEV_RSP_FCERR:
  1097. if (bcs->hw.isar.state == STFAX_LINE) {
  1098. if (cs->debug & L1_DEB_HSCX)
  1099. debugl1(cs, "pump stev RSP_FCERR try %d",
  1100. bcs->hw.isar.try_mod);
  1101. if (bcs->hw.isar.try_mod--) {
  1102. sendmsg(cs, dps | ISAR_HIS_PUMPCTRL,
  1103. bcs->hw.isar.cmd, 1,
  1104. &bcs->hw.isar.mod);
  1105. break;
  1106. }
  1107. }
  1108. if (cs->debug & L1_DEB_HSCX)
  1109. debugl1(cs, "pump stev RSP_FCERR");
  1110. bcs->hw.isar.state = STFAX_ESCAPE;
  1111. sendmsg(cs, dps | ISAR_HIS_PUMPCTRL, PCTRL_CMD_ESC, 0, NULL);
  1112. ll_deliver_faxstat(bcs, ISDN_FAX_CLASS1_FCERROR);
  1113. break;
  1114. default:
  1115. break;
  1116. }
  1117. }
  1118. static char debbuf[128];
  1119. void
  1120. isar_int_main(struct IsdnCardState *cs)
  1121. {
  1122. struct isar_reg *ireg = cs->bcs[0].hw.isar.reg;
  1123. struct BCState *bcs;
  1124. get_irq_infos(cs, ireg);
  1125. switch (ireg->iis & ISAR_IIS_MSCMSD) {
  1126. case ISAR_IIS_RDATA:
  1127. if ((bcs = sel_bcs_isar(cs, ireg->iis >> 6))) {
  1128. isar_rcv_frame(cs, bcs);
  1129. } else {
  1130. debugl1(cs, "isar spurious IIS_RDATA %x/%x/%x",
  1131. ireg->iis, ireg->cmsb, ireg->clsb);
  1132. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  1133. }
  1134. break;
  1135. case ISAR_IIS_GSTEV:
  1136. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  1137. ireg->bstat |= ireg->cmsb;
  1138. check_send(cs, ireg->cmsb);
  1139. break;
  1140. case ISAR_IIS_BSTEV:
  1141. #ifdef ERROR_STATISTIC
  1142. if ((bcs = sel_bcs_isar(cs, ireg->iis >> 6))) {
  1143. if (ireg->cmsb == BSTEV_TBO)
  1144. bcs->err_tx++;
  1145. if (ireg->cmsb == BSTEV_RBO)
  1146. bcs->err_rdo++;
  1147. }
  1148. #endif
  1149. if (cs->debug & L1_DEB_WARN)
  1150. debugl1(cs, "Buffer STEV dpath%d msb(%x)",
  1151. ireg->iis>>6, ireg->cmsb);
  1152. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  1153. break;
  1154. case ISAR_IIS_PSTEV:
  1155. if ((bcs = sel_bcs_isar(cs, ireg->iis >> 6))) {
  1156. rcv_mbox(cs, ireg, (u_char *)ireg->par);
  1157. if (bcs->mode == L1_MODE_V32) {
  1158. isar_pump_statev_modem(bcs, ireg->cmsb);
  1159. } else if (bcs->mode == L1_MODE_FAX) {
  1160. isar_pump_statev_fax(bcs, ireg->cmsb);
  1161. } else if (ireg->cmsb == PSEV_10MS_TIMER) {
  1162. if (cs->debug & L1_DEB_HSCX)
  1163. debugl1(cs, "pump stev TIMER");
  1164. } else {
  1165. if (cs->debug & L1_DEB_WARN)
  1166. debugl1(cs, "isar IIS_PSTEV pmode %d stat %x",
  1167. bcs->mode, ireg->cmsb);
  1168. }
  1169. } else {
  1170. debugl1(cs, "isar spurious IIS_PSTEV %x/%x/%x",
  1171. ireg->iis, ireg->cmsb, ireg->clsb);
  1172. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  1173. }
  1174. break;
  1175. case ISAR_IIS_PSTRSP:
  1176. if ((bcs = sel_bcs_isar(cs, ireg->iis >> 6))) {
  1177. rcv_mbox(cs, ireg, (u_char *)ireg->par);
  1178. isar_pump_status_rsp(bcs, ireg);
  1179. } else {
  1180. debugl1(cs, "isar spurious IIS_PSTRSP %x/%x/%x",
  1181. ireg->iis, ireg->cmsb, ireg->clsb);
  1182. cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0);
  1183. }
  1184. break;
  1185. case ISAR_IIS_DIAG:
  1186. case ISAR_IIS_BSTRSP:
  1187. case ISAR_IIS_IOM2RSP:
  1188. rcv_mbox(cs, ireg, (u_char *)ireg->par);
  1189. if ((cs->debug & (L1_DEB_HSCX | L1_DEB_HSCX_FIFO))
  1190. == L1_DEB_HSCX) {
  1191. u_char *tp=debbuf;
  1192. tp += sprintf(debbuf, "msg iis(%x) msb(%x)",
  1193. ireg->iis, ireg->cmsb);
  1194. QuickHex(tp, (u_char *)ireg->par, ireg->clsb);
  1195. debugl1(cs, debbuf);
  1196. }
  1197. break;
  1198. case ISAR_IIS_INVMSG:
  1199. rcv_mbox(cs, ireg, debbuf);
  1200. if (cs->debug & L1_DEB_WARN)
  1201. debugl1(cs, "invalid msg his:%x",
  1202. ireg->cmsb);
  1203. break;
  1204. default:
  1205. rcv_mbox(cs, ireg, debbuf);
  1206. if (cs->debug & L1_DEB_WARN)
  1207. debugl1(cs, "unhandled msg iis(%x) ctrl(%x/%x)",
  1208. ireg->iis, ireg->cmsb, ireg->clsb);
  1209. break;
  1210. }
  1211. }
  1212. static void
  1213. ftimer_handler(struct BCState *bcs) {
  1214. if (bcs->cs->debug)
  1215. debugl1(bcs->cs, "ftimer flags %04x",
  1216. bcs->Flag);
  1217. test_and_clear_bit(BC_FLG_FTI_RUN, &bcs->Flag);
  1218. if (test_and_clear_bit(BC_FLG_LL_CONN, &bcs->Flag)) {
  1219. schedule_event(bcs, B_LL_CONNECT);
  1220. }
  1221. if (test_and_clear_bit(BC_FLG_FTI_FTS, &bcs->Flag)) {
  1222. schedule_event(bcs, B_LL_OK);
  1223. }
  1224. }
  1225. static void
  1226. setup_pump(struct BCState *bcs) {
  1227. struct IsdnCardState *cs = bcs->cs;
  1228. u_char dps = SET_DPS(bcs->hw.isar.dpath);
  1229. u_char ctrl, param[6];
  1230. switch (bcs->mode) {
  1231. case L1_MODE_NULL:
  1232. case L1_MODE_TRANS:
  1233. case L1_MODE_HDLC:
  1234. sendmsg(cs, dps | ISAR_HIS_PUMPCFG, PMOD_BYPASS, 0, NULL);
  1235. break;
  1236. case L1_MODE_V32:
  1237. ctrl = PMOD_DATAMODEM;
  1238. if (test_bit(BC_FLG_ORIG, &bcs->Flag)) {
  1239. ctrl |= PCTRL_ORIG;
  1240. param[5] = PV32P6_CTN;
  1241. } else {
  1242. param[5] = PV32P6_ATN;
  1243. }
  1244. param[0] = para_TOA; /* 6 db */
  1245. param[1] = PV32P2_V23R | PV32P2_V22A | PV32P2_V22B |
  1246. PV32P2_V22C | PV32P2_V21 | PV32P2_BEL;
  1247. param[2] = PV32P3_AMOD | PV32P3_V32B | PV32P3_V23B;
  1248. param[3] = PV32P4_UT144;
  1249. param[4] = PV32P5_UT144;
  1250. sendmsg(cs, dps | ISAR_HIS_PUMPCFG, ctrl, 6, param);
  1251. break;
  1252. case L1_MODE_FAX:
  1253. ctrl = PMOD_FAX;
  1254. if (test_bit(BC_FLG_ORIG, &bcs->Flag)) {
  1255. ctrl |= PCTRL_ORIG;
  1256. param[1] = PFAXP2_CTN;
  1257. } else {
  1258. param[1] = PFAXP2_ATN;
  1259. }
  1260. param[0] = para_TOA; /* 6 db */
  1261. sendmsg(cs, dps | ISAR_HIS_PUMPCFG, ctrl, 2, param);
  1262. bcs->hw.isar.state = STFAX_NULL;
  1263. bcs->hw.isar.newcmd = 0;
  1264. bcs->hw.isar.newmod = 0;
  1265. test_and_set_bit(BC_FLG_FTI_RUN, &bcs->Flag);
  1266. break;
  1267. }
  1268. udelay(1000);
  1269. sendmsg(cs, dps | ISAR_HIS_PSTREQ, 0, 0, NULL);
  1270. udelay(1000);
  1271. }
  1272. static void
  1273. setup_sart(struct BCState *bcs) {
  1274. struct IsdnCardState *cs = bcs->cs;
  1275. u_char dps = SET_DPS(bcs->hw.isar.dpath);
  1276. u_char ctrl, param[2];
  1277. switch (bcs->mode) {
  1278. case L1_MODE_NULL:
  1279. sendmsg(cs, dps | ISAR_HIS_SARTCFG, SMODE_DISABLE, 0,
  1280. NULL);
  1281. break;
  1282. case L1_MODE_TRANS:
  1283. sendmsg(cs, dps | ISAR_HIS_SARTCFG, SMODE_BINARY, 2,
  1284. "\0\0");
  1285. break;
  1286. case L1_MODE_HDLC:
  1287. param[0] = 0;
  1288. sendmsg(cs, dps | ISAR_HIS_SARTCFG, SMODE_HDLC, 1,
  1289. param);
  1290. break;
  1291. case L1_MODE_V32:
  1292. ctrl = SMODE_V14 | SCTRL_HDMC_BOTH;
  1293. param[0] = S_P1_CHS_8;
  1294. param[1] = S_P2_BFT_DEF;
  1295. sendmsg(cs, dps | ISAR_HIS_SARTCFG, ctrl, 2,
  1296. param);
  1297. break;
  1298. case L1_MODE_FAX:
  1299. /* SART must not configured with FAX */
  1300. break;
  1301. }
  1302. udelay(1000);
  1303. sendmsg(cs, dps | ISAR_HIS_BSTREQ, 0, 0, NULL);
  1304. udelay(1000);
  1305. }
  1306. static void
  1307. setup_iom2(struct BCState *bcs) {
  1308. struct IsdnCardState *cs = bcs->cs;
  1309. u_char dps = SET_DPS(bcs->hw.isar.dpath);
  1310. u_char cmsb = IOM_CTRL_ENA, msg[5] = {IOM_P1_TXD,0,0,0,0};
  1311. if (bcs->channel)
  1312. msg[1] = msg[3] = 1;
  1313. switch (bcs->mode) {
  1314. case L1_MODE_NULL:
  1315. cmsb = 0;
  1316. /* dummy slot */
  1317. msg[1] = msg[3] = bcs->hw.isar.dpath + 2;
  1318. break;
  1319. case L1_MODE_TRANS:
  1320. case L1_MODE_HDLC:
  1321. break;
  1322. case L1_MODE_V32:
  1323. case L1_MODE_FAX:
  1324. cmsb |= IOM_CTRL_ALAW | IOM_CTRL_RCV;
  1325. break;
  1326. }
  1327. sendmsg(cs, dps | ISAR_HIS_IOM2CFG, cmsb, 5, msg);
  1328. udelay(1000);
  1329. sendmsg(cs, dps | ISAR_HIS_IOM2REQ, 0, 0, NULL);
  1330. udelay(1000);
  1331. }
  1332. static int
  1333. modeisar(struct BCState *bcs, int mode, int bc)
  1334. {
  1335. struct IsdnCardState *cs = bcs->cs;
  1336. /* Here we are selecting the best datapath for requested mode */
  1337. if(bcs->mode == L1_MODE_NULL) { /* New Setup */
  1338. bcs->channel = bc;
  1339. switch (mode) {
  1340. case L1_MODE_NULL: /* init */
  1341. if (!bcs->hw.isar.dpath)
  1342. /* no init for dpath 0 */
  1343. return(0);
  1344. break;
  1345. case L1_MODE_TRANS:
  1346. case L1_MODE_HDLC:
  1347. /* best is datapath 2 */
  1348. if (!test_and_set_bit(ISAR_DP2_USE,
  1349. &bcs->hw.isar.reg->Flags))
  1350. bcs->hw.isar.dpath = 2;
  1351. else if (!test_and_set_bit(ISAR_DP1_USE,
  1352. &bcs->hw.isar.reg->Flags))
  1353. bcs->hw.isar.dpath = 1;
  1354. else {
  1355. printk(KERN_WARNING"isar modeisar both pathes in use\n");
  1356. return(1);
  1357. }
  1358. break;
  1359. case L1_MODE_V32:
  1360. case L1_MODE_FAX:
  1361. /* only datapath 1 */
  1362. if (!test_and_set_bit(ISAR_DP1_USE,
  1363. &bcs->hw.isar.reg->Flags))
  1364. bcs->hw.isar.dpath = 1;
  1365. else {
  1366. printk(KERN_WARNING"isar modeisar analog funktions only with DP1\n");
  1367. debugl1(cs, "isar modeisar analog funktions only with DP1");
  1368. return(1);
  1369. }
  1370. break;
  1371. }
  1372. }
  1373. if (cs->debug & L1_DEB_HSCX)
  1374. debugl1(cs, "isar dp%d mode %d->%d ichan %d",
  1375. bcs->hw.isar.dpath, bcs->mode, mode, bc);
  1376. bcs->mode = mode;
  1377. setup_pump(bcs);
  1378. setup_iom2(bcs);
  1379. setup_sart(bcs);
  1380. if (bcs->mode == L1_MODE_NULL) {
  1381. /* Clear resources */
  1382. if (bcs->hw.isar.dpath == 1)
  1383. test_and_clear_bit(ISAR_DP1_USE, &bcs->hw.isar.reg->Flags);
  1384. else if (bcs->hw.isar.dpath == 2)
  1385. test_and_clear_bit(ISAR_DP2_USE, &bcs->hw.isar.reg->Flags);
  1386. bcs->hw.isar.dpath = 0;
  1387. }
  1388. return(0);
  1389. }
  1390. static void
  1391. isar_pump_cmd(struct BCState *bcs, u_char cmd, u_char para)
  1392. {
  1393. struct IsdnCardState *cs = bcs->cs;
  1394. u_char dps = SET_DPS(bcs->hw.isar.dpath);
  1395. u_char ctrl = 0, nom = 0, p1 = 0;
  1396. switch(cmd) {
  1397. case ISDN_FAX_CLASS1_FTM:
  1398. test_and_clear_bit(BC_FLG_FRH_WAIT, &bcs->Flag);
  1399. if (bcs->hw.isar.state == STFAX_READY) {
  1400. p1 = para;
  1401. ctrl = PCTRL_CMD_FTM;
  1402. nom = 1;
  1403. bcs->hw.isar.state = STFAX_LINE;
  1404. bcs->hw.isar.cmd = ctrl;
  1405. bcs->hw.isar.mod = para;
  1406. bcs->hw.isar.newmod = 0;
  1407. bcs->hw.isar.newcmd = 0;
  1408. bcs->hw.isar.try_mod = 3;
  1409. } else if ((bcs->hw.isar.state == STFAX_ACTIV) &&
  1410. (bcs->hw.isar.cmd == PCTRL_CMD_FTM) &&
  1411. (bcs->hw.isar.mod == para)) {
  1412. ll_deliver_faxstat(bcs, ISDN_FAX_CLASS1_CONNECT);
  1413. } else {
  1414. bcs->hw.isar.newmod = para;
  1415. bcs->hw.isar.newcmd = PCTRL_CMD_FTM;
  1416. nom = 0;
  1417. ctrl = PCTRL_CMD_ESC;
  1418. bcs->hw.isar.state = STFAX_ESCAPE;
  1419. }
  1420. break;
  1421. case ISDN_FAX_CLASS1_FTH:
  1422. test_and_clear_bit(BC_FLG_FRH_WAIT, &bcs->Flag);
  1423. if (bcs->hw.isar.state == STFAX_READY) {
  1424. p1 = para;
  1425. ctrl = PCTRL_CMD_FTH;
  1426. nom = 1;
  1427. bcs->hw.isar.state = STFAX_LINE;
  1428. bcs->hw.isar.cmd = ctrl;
  1429. bcs->hw.isar.mod = para;
  1430. bcs->hw.isar.newmod = 0;
  1431. bcs->hw.isar.newcmd = 0;
  1432. bcs->hw.isar.try_mod = 3;
  1433. } else if ((bcs->hw.isar.state == STFAX_ACTIV) &&
  1434. (bcs->hw.isar.cmd == PCTRL_CMD_FTH) &&
  1435. (bcs->hw.isar.mod == para)) {
  1436. ll_deliver_faxstat(bcs, ISDN_FAX_CLASS1_CONNECT);
  1437. } else {
  1438. bcs->hw.isar.newmod = para;
  1439. bcs->hw.isar.newcmd = PCTRL_CMD_FTH;
  1440. nom = 0;
  1441. ctrl = PCTRL_CMD_ESC;
  1442. bcs->hw.isar.state = STFAX_ESCAPE;
  1443. }
  1444. break;
  1445. case ISDN_FAX_CLASS1_FRM:
  1446. test_and_clear_bit(BC_FLG_FRH_WAIT, &bcs->Flag);
  1447. if (bcs->hw.isar.state == STFAX_READY) {
  1448. p1 = para;
  1449. ctrl = PCTRL_CMD_FRM;
  1450. nom = 1;
  1451. bcs->hw.isar.state = STFAX_LINE;
  1452. bcs->hw.isar.cmd = ctrl;
  1453. bcs->hw.isar.mod = para;
  1454. bcs->hw.isar.newmod = 0;
  1455. bcs->hw.isar.newcmd = 0;
  1456. bcs->hw.isar.try_mod = 3;
  1457. } else if ((bcs->hw.isar.state == STFAX_ACTIV) &&
  1458. (bcs->hw.isar.cmd == PCTRL_CMD_FRM) &&
  1459. (bcs->hw.isar.mod == para)) {
  1460. ll_deliver_faxstat(bcs, ISDN_FAX_CLASS1_CONNECT);
  1461. } else {
  1462. bcs->hw.isar.newmod = para;
  1463. bcs->hw.isar.newcmd = PCTRL_CMD_FRM;
  1464. nom = 0;
  1465. ctrl = PCTRL_CMD_ESC;
  1466. bcs->hw.isar.state = STFAX_ESCAPE;
  1467. }
  1468. break;
  1469. case ISDN_FAX_CLASS1_FRH:
  1470. test_and_set_bit(BC_FLG_FRH_WAIT, &bcs->Flag);
  1471. if (bcs->hw.isar.state == STFAX_READY) {
  1472. p1 = para;
  1473. ctrl = PCTRL_CMD_FRH;
  1474. nom = 1;
  1475. bcs->hw.isar.state = STFAX_LINE;
  1476. bcs->hw.isar.cmd = ctrl;
  1477. bcs->hw.isar.mod = para;
  1478. bcs->hw.isar.newmod = 0;
  1479. bcs->hw.isar.newcmd = 0;
  1480. bcs->hw.isar.try_mod = 3;
  1481. } else if ((bcs->hw.isar.state == STFAX_ACTIV) &&
  1482. (bcs->hw.isar.cmd == PCTRL_CMD_FRH) &&
  1483. (bcs->hw.isar.mod == para)) {
  1484. ll_deliver_faxstat(bcs, ISDN_FAX_CLASS1_CONNECT);
  1485. } else {
  1486. bcs->hw.isar.newmod = para;
  1487. bcs->hw.isar.newcmd = PCTRL_CMD_FRH;
  1488. nom = 0;
  1489. ctrl = PCTRL_CMD_ESC;
  1490. bcs->hw.isar.state = STFAX_ESCAPE;
  1491. }
  1492. break;
  1493. case ISDN_FAXPUMP_HALT:
  1494. bcs->hw.isar.state = STFAX_NULL;
  1495. nom = 0;
  1496. ctrl = PCTRL_CMD_HALT;
  1497. break;
  1498. }
  1499. if (ctrl)
  1500. sendmsg(cs, dps | ISAR_HIS_PUMPCTRL, ctrl, nom, &p1);
  1501. }
  1502. static void
  1503. isar_setup(struct IsdnCardState *cs)
  1504. {
  1505. u_char msg;
  1506. int i;
  1507. /* Dpath 1, 2 */
  1508. msg = 61;
  1509. for (i=0; i<2; i++) {
  1510. /* Buffer Config */
  1511. sendmsg(cs, (i ? ISAR_HIS_DPS2 : ISAR_HIS_DPS1) |
  1512. ISAR_HIS_P12CFG, 4, 1, &msg);
  1513. cs->bcs[i].hw.isar.mml = msg;
  1514. cs->bcs[i].mode = 0;
  1515. cs->bcs[i].hw.isar.dpath = i + 1;
  1516. modeisar(&cs->bcs[i], 0, 0);
  1517. INIT_WORK(&cs->bcs[i].tqueue, isar_bh);
  1518. }
  1519. }
  1520. static void
  1521. isar_l2l1(struct PStack *st, int pr, void *arg)
  1522. {
  1523. struct BCState *bcs = st->l1.bcs;
  1524. struct sk_buff *skb = arg;
  1525. int ret;
  1526. u_long flags;
  1527. switch (pr) {
  1528. case (PH_DATA | REQUEST):
  1529. spin_lock_irqsave(&bcs->cs->lock, flags);
  1530. if (bcs->tx_skb) {
  1531. skb_queue_tail(&bcs->squeue, skb);
  1532. } else {
  1533. bcs->tx_skb = skb;
  1534. test_and_set_bit(BC_FLG_BUSY, &bcs->Flag);
  1535. if (bcs->cs->debug & L1_DEB_HSCX)
  1536. debugl1(bcs->cs, "DRQ set BC_FLG_BUSY");
  1537. bcs->hw.isar.txcnt = 0;
  1538. bcs->cs->BC_Send_Data(bcs);
  1539. }
  1540. spin_unlock_irqrestore(&bcs->cs->lock, flags);
  1541. break;
  1542. case (PH_PULL | INDICATION):
  1543. spin_lock_irqsave(&bcs->cs->lock, flags);
  1544. if (bcs->tx_skb) {
  1545. printk(KERN_WARNING "isar_l2l1: this shouldn't happen\n");
  1546. } else {
  1547. test_and_set_bit(BC_FLG_BUSY, &bcs->Flag);
  1548. if (bcs->cs->debug & L1_DEB_HSCX)
  1549. debugl1(bcs->cs, "PUI set BC_FLG_BUSY");
  1550. bcs->tx_skb = skb;
  1551. bcs->hw.isar.txcnt = 0;
  1552. bcs->cs->BC_Send_Data(bcs);
  1553. }
  1554. spin_unlock_irqrestore(&bcs->cs->lock, flags);
  1555. break;
  1556. case (PH_PULL | REQUEST):
  1557. if (!bcs->tx_skb) {
  1558. test_and_clear_bit(FLG_L1_PULL_REQ, &st->l1.Flags);
  1559. st->l1.l1l2(st, PH_PULL | CONFIRM, NULL);
  1560. } else
  1561. test_and_set_bit(FLG_L1_PULL_REQ, &st->l1.Flags);
  1562. break;
  1563. case (PH_ACTIVATE | REQUEST):
  1564. spin_lock_irqsave(&bcs->cs->lock, flags);
  1565. test_and_set_bit(BC_FLG_ACTIV, &bcs->Flag);
  1566. bcs->hw.isar.conmsg[0] = 0;
  1567. if (test_bit(FLG_ORIG, &st->l2.flag))
  1568. test_and_set_bit(BC_FLG_ORIG, &bcs->Flag);
  1569. else
  1570. test_and_clear_bit(BC_FLG_ORIG, &bcs->Flag);
  1571. switch(st->l1.mode) {
  1572. case L1_MODE_TRANS:
  1573. case L1_MODE_HDLC:
  1574. ret = modeisar(bcs, st->l1.mode, st->l1.bc);
  1575. spin_unlock_irqrestore(&bcs->cs->lock, flags);
  1576. if (ret)
  1577. l1_msg_b(st, PH_DEACTIVATE | REQUEST, arg);
  1578. else
  1579. l1_msg_b(st, PH_ACTIVATE | REQUEST, arg);
  1580. break;
  1581. case L1_MODE_V32:
  1582. case L1_MODE_FAX:
  1583. ret = modeisar(bcs, st->l1.mode, st->l1.bc);
  1584. spin_unlock_irqrestore(&bcs->cs->lock, flags);
  1585. if (ret)
  1586. l1_msg_b(st, PH_DEACTIVATE | REQUEST, arg);
  1587. break;
  1588. default:
  1589. spin_unlock_irqrestore(&bcs->cs->lock, flags);
  1590. break;
  1591. }
  1592. break;
  1593. case (PH_DEACTIVATE | REQUEST):
  1594. l1_msg_b(st, pr, arg);
  1595. break;
  1596. case (PH_DEACTIVATE | CONFIRM):
  1597. spin_lock_irqsave(&bcs->cs->lock, flags);
  1598. switch(st->l1.mode) {
  1599. case L1_MODE_TRANS:
  1600. case L1_MODE_HDLC:
  1601. case L1_MODE_V32:
  1602. break;
  1603. case L1_MODE_FAX:
  1604. isar_pump_cmd(bcs, ISDN_FAXPUMP_HALT, 0);
  1605. break;
  1606. }
  1607. test_and_clear_bit(BC_FLG_ACTIV, &bcs->Flag);
  1608. test_and_clear_bit(BC_FLG_BUSY, &bcs->Flag);
  1609. if (bcs->cs->debug & L1_DEB_HSCX)
  1610. debugl1(bcs->cs, "PDAC clear BC_FLG_BUSY");
  1611. modeisar(bcs, 0, st->l1.bc);
  1612. spin_unlock_irqrestore(&bcs->cs->lock, flags);
  1613. st->l1.l1l2(st, PH_DEACTIVATE | CONFIRM, NULL);
  1614. break;
  1615. }
  1616. }
  1617. static void
  1618. close_isarstate(struct BCState *bcs)
  1619. {
  1620. modeisar(bcs, 0, bcs->channel);
  1621. if (test_and_clear_bit(BC_FLG_INIT, &bcs->Flag)) {
  1622. kfree(bcs->hw.isar.rcvbuf);
  1623. bcs->hw.isar.rcvbuf = NULL;
  1624. skb_queue_purge(&bcs->rqueue);
  1625. skb_queue_purge(&bcs->squeue);
  1626. if (bcs->tx_skb) {
  1627. dev_kfree_skb_any(bcs->tx_skb);
  1628. bcs->tx_skb = NULL;
  1629. test_and_clear_bit(BC_FLG_BUSY, &bcs->Flag);
  1630. if (bcs->cs->debug & L1_DEB_HSCX)
  1631. debugl1(bcs->cs, "closeisar clear BC_FLG_BUSY");
  1632. }
  1633. }
  1634. del_timer(&bcs->hw.isar.ftimer);
  1635. }
  1636. static int
  1637. open_isarstate(struct IsdnCardState *cs, struct BCState *bcs)
  1638. {
  1639. if (!test_and_set_bit(BC_FLG_INIT, &bcs->Flag)) {
  1640. if (!(bcs->hw.isar.rcvbuf = kmalloc(HSCX_BUFMAX, GFP_ATOMIC))) {
  1641. printk(KERN_WARNING
  1642. "HiSax: No memory for isar.rcvbuf\n");
  1643. return (1);
  1644. }
  1645. skb_queue_head_init(&bcs->rqueue);
  1646. skb_queue_head_init(&bcs->squeue);
  1647. }
  1648. bcs->tx_skb = NULL;
  1649. test_and_clear_bit(BC_FLG_BUSY, &bcs->Flag);
  1650. if (cs->debug & L1_DEB_HSCX)
  1651. debugl1(cs, "openisar clear BC_FLG_BUSY");
  1652. bcs->event = 0;
  1653. bcs->hw.isar.rcvidx = 0;
  1654. bcs->tx_cnt = 0;
  1655. return (0);
  1656. }
  1657. static int
  1658. setstack_isar(struct PStack *st, struct BCState *bcs)
  1659. {
  1660. bcs->channel = st->l1.bc;
  1661. if (open_isarstate(st->l1.hardware, bcs))
  1662. return (-1);
  1663. st->l1.bcs = bcs;
  1664. st->l2.l2l1 = isar_l2l1;
  1665. setstack_manager(st);
  1666. bcs->st = st;
  1667. setstack_l1_B(st);
  1668. return (0);
  1669. }
  1670. int
  1671. isar_auxcmd(struct IsdnCardState *cs, isdn_ctrl *ic) {
  1672. u_long adr;
  1673. int features, i;
  1674. struct BCState *bcs;
  1675. if (cs->debug & L1_DEB_HSCX)
  1676. debugl1(cs, "isar_auxcmd cmd/ch %x/%d", ic->command, ic->arg);
  1677. switch (ic->command) {
  1678. case (ISDN_CMD_FAXCMD):
  1679. bcs = cs->channel[ic->arg].bcs;
  1680. if (cs->debug & L1_DEB_HSCX)
  1681. debugl1(cs, "isar_auxcmd cmd/subcmd %d/%d",
  1682. ic->parm.aux.cmd, ic->parm.aux.subcmd);
  1683. switch(ic->parm.aux.cmd) {
  1684. case ISDN_FAX_CLASS1_CTRL:
  1685. if (ic->parm.aux.subcmd == ETX)
  1686. test_and_set_bit(BC_FLG_DLEETX,
  1687. &bcs->Flag);
  1688. break;
  1689. case ISDN_FAX_CLASS1_FTS:
  1690. if (ic->parm.aux.subcmd == AT_QUERY) {
  1691. ic->command = ISDN_STAT_FAXIND;
  1692. ic->parm.aux.cmd = ISDN_FAX_CLASS1_OK;
  1693. cs->iif.statcallb(ic);
  1694. return(0);
  1695. } else if (ic->parm.aux.subcmd == AT_EQ_QUERY) {
  1696. strcpy(ic->parm.aux.para, "0-255");
  1697. ic->command = ISDN_STAT_FAXIND;
  1698. ic->parm.aux.cmd = ISDN_FAX_CLASS1_QUERY;
  1699. cs->iif.statcallb(ic);
  1700. return(0);
  1701. } else if (ic->parm.aux.subcmd == AT_EQ_VALUE) {
  1702. if (cs->debug & L1_DEB_HSCX)
  1703. debugl1(cs, "isar_auxcmd %s=%d",
  1704. FC1_CMD[ic->parm.aux.cmd], ic->parm.aux.para[0]);
  1705. if (bcs->hw.isar.state == STFAX_READY) {
  1706. if (! ic->parm.aux.para[0]) {
  1707. ic->command = ISDN_STAT_FAXIND;
  1708. ic->parm.aux.cmd = ISDN_FAX_CLASS1_OK;
  1709. cs->iif.statcallb(ic);
  1710. return(0);
  1711. }
  1712. if (! test_and_set_bit(BC_FLG_FTI_RUN, &bcs->Flag)) {
  1713. /* n*10 ms */
  1714. bcs->hw.isar.ftimer.expires =
  1715. jiffies + ((ic->parm.aux.para[0] * 10 * HZ)/1000);
  1716. test_and_set_bit(BC_FLG_FTI_FTS, &bcs->Flag);
  1717. add_timer(&bcs->hw.isar.ftimer);
  1718. return(0);
  1719. } else {
  1720. if (cs->debug)
  1721. debugl1(cs, "isar FTS=%d and FTI busy",
  1722. ic->parm.aux.para[0]);
  1723. }
  1724. } else {
  1725. if (cs->debug)
  1726. debugl1(cs, "isar FTS=%d and isar.state not ready(%x)",
  1727. ic->parm.aux.para[0],bcs->hw.isar.state);
  1728. }
  1729. ic->command = ISDN_STAT_FAXIND;
  1730. ic->parm.aux.cmd = ISDN_FAX_CLASS1_ERROR;
  1731. cs->iif.statcallb(ic);
  1732. }
  1733. break;
  1734. case ISDN_FAX_CLASS1_FRM:
  1735. case ISDN_FAX_CLASS1_FRH:
  1736. case ISDN_FAX_CLASS1_FTM:
  1737. case ISDN_FAX_CLASS1_FTH:
  1738. if (ic->parm.aux.subcmd == AT_QUERY) {
  1739. sprintf(ic->parm.aux.para,
  1740. "%d", bcs->hw.isar.mod);
  1741. ic->command = ISDN_STAT_FAXIND;
  1742. ic->parm.aux.cmd = ISDN_FAX_CLASS1_QUERY;
  1743. cs->iif.statcallb(ic);
  1744. return(0);
  1745. } else if (ic->parm.aux.subcmd == AT_EQ_QUERY) {
  1746. char *p = ic->parm.aux.para;
  1747. for(i=0;i<FAXMODCNT;i++)
  1748. if ((1<<i) & modmask)
  1749. p += sprintf(p, "%d,", faxmodulation[i]);
  1750. p--;
  1751. *p=0;
  1752. ic->command = ISDN_STAT_FAXIND;
  1753. ic->parm.aux.cmd = ISDN_FAX_CLASS1_QUERY;
  1754. cs->iif.statcallb(ic);
  1755. return(0);
  1756. } else if (ic->parm.aux.subcmd == AT_EQ_VALUE) {
  1757. if (cs->debug & L1_DEB_HSCX)
  1758. debugl1(cs, "isar_auxcmd %s=%d",
  1759. FC1_CMD[ic->parm.aux.cmd], ic->parm.aux.para[0]);
  1760. for(i=0;i<FAXMODCNT;i++)
  1761. if (faxmodulation[i]==ic->parm.aux.para[0])
  1762. break;
  1763. if ((i < FAXMODCNT) && ((1<<i) & modmask) &&
  1764. test_bit(BC_FLG_INIT, &bcs->Flag)) {
  1765. isar_pump_cmd(bcs,
  1766. ic->parm.aux.cmd,
  1767. ic->parm.aux.para[0]);
  1768. return(0);
  1769. }
  1770. }
  1771. /* wrong modulation or not activ */
  1772. /* fall through */
  1773. default:
  1774. ic->command = ISDN_STAT_FAXIND;
  1775. ic->parm.aux.cmd = ISDN_FAX_CLASS1_ERROR;
  1776. cs->iif.statcallb(ic);
  1777. }
  1778. break;
  1779. case (ISDN_CMD_IOCTL):
  1780. switch (ic->arg) {
  1781. case 9: /* load firmware */
  1782. features = ISDN_FEATURE_L2_MODEM |
  1783. ISDN_FEATURE_L2_FAX |
  1784. ISDN_FEATURE_L3_FCLASS1;
  1785. memcpy(&adr, ic->parm.num, sizeof(ulong));
  1786. if (isar_load_firmware(cs, (u_char __user *)adr))
  1787. return(1);
  1788. else
  1789. ll_run(cs, features);
  1790. break;
  1791. case 20:
  1792. features = *(unsigned int *) ic->parm.num;
  1793. printk(KERN_DEBUG "HiSax: max modulation old(%04x) new(%04x)\n",
  1794. modmask, features);
  1795. modmask = features;
  1796. break;
  1797. case 21:
  1798. features = *(unsigned int *) ic->parm.num;
  1799. printk(KERN_DEBUG "HiSax: FRM extra delay old(%d) new(%d) ms\n",
  1800. frm_extra_delay, features);
  1801. if (features >= 0)
  1802. frm_extra_delay = features;
  1803. break;
  1804. case 22:
  1805. features = *(unsigned int *) ic->parm.num;
  1806. printk(KERN_DEBUG "HiSax: TOA old(%d) new(%d) db\n",
  1807. para_TOA, features);
  1808. if (features >= 0 && features < 32)
  1809. para_TOA = features;
  1810. break;
  1811. default:
  1812. printk(KERN_DEBUG "HiSax: invalid ioctl %d\n",
  1813. (int) ic->arg);
  1814. return(-EINVAL);
  1815. }
  1816. break;
  1817. default:
  1818. return(-EINVAL);
  1819. }
  1820. return(0);
  1821. }
  1822. void __devinit
  1823. initisar(struct IsdnCardState *cs)
  1824. {
  1825. cs->bcs[0].BC_SetStack = setstack_isar;
  1826. cs->bcs[1].BC_SetStack = setstack_isar;
  1827. cs->bcs[0].BC_Close = close_isarstate;
  1828. cs->bcs[1].BC_Close = close_isarstate;
  1829. cs->bcs[0].hw.isar.ftimer.function = (void *) ftimer_handler;
  1830. cs->bcs[0].hw.isar.ftimer.data = (long) &cs->bcs[0];
  1831. init_timer(&cs->bcs[0].hw.isar.ftimer);
  1832. cs->bcs[1].hw.isar.ftimer.function = (void *) ftimer_handler;
  1833. cs->bcs[1].hw.isar.ftimer.data = (long) &cs->bcs[1];
  1834. init_timer(&cs->bcs[1].hw.isar.ftimer);
  1835. }