pm.c 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. /*
  2. * Generic Power Management Routine
  3. *
  4. * Copyright (c) 2006 Andriy Skulysh <askulsyh@gmail.com>
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License.
  8. */
  9. #include <linux/suspend.h>
  10. #include <linux/delay.h>
  11. #include <linux/gfp.h>
  12. #include <asm/freq.h>
  13. #include <asm/io.h>
  14. #include <asm/watchdog.h>
  15. #include <asm/pm.h>
  16. #define INTR_OFFSET 0x600
  17. #define STBCR 0xffffff82
  18. #define STBCR2 0xffffff88
  19. #define STBCR_STBY 0x80
  20. #define STBCR_MSTP2 0x04
  21. #define MCR 0xffffff68
  22. #define RTCNT 0xffffff70
  23. #define MCR_RMODE 2
  24. #define MCR_RFSH 4
  25. void pm_enter(void)
  26. {
  27. u8 stbcr, csr;
  28. u16 frqcr, mcr;
  29. u32 vbr_new, vbr_old;
  30. set_bl_bit();
  31. /* set wdt */
  32. csr = sh_wdt_read_csr();
  33. csr &= ~WTCSR_TME;
  34. csr |= WTCSR_CKS_4096;
  35. sh_wdt_write_csr(csr);
  36. csr = sh_wdt_read_csr();
  37. sh_wdt_write_cnt(0);
  38. /* disable PLL1 */
  39. frqcr = ctrl_inw(FRQCR);
  40. frqcr &= ~(FRQCR_PLLEN | FRQCR_PSTBY);
  41. ctrl_outw(frqcr, FRQCR);
  42. /* enable standby */
  43. stbcr = ctrl_inb(STBCR);
  44. ctrl_outb(stbcr | STBCR_STBY | STBCR_MSTP2, STBCR);
  45. /* set self-refresh */
  46. mcr = ctrl_inw(MCR);
  47. ctrl_outw(mcr & ~MCR_RFSH, MCR);
  48. /* set interrupt handler */
  49. asm volatile("stc vbr, %0" : "=r" (vbr_old));
  50. vbr_new = get_zeroed_page(GFP_ATOMIC);
  51. udelay(50);
  52. memcpy((void*)(vbr_new + INTR_OFFSET),
  53. &wakeup_start, &wakeup_end - &wakeup_start);
  54. asm volatile("ldc %0, vbr" : : "r" (vbr_new));
  55. ctrl_outw(0, RTCNT);
  56. ctrl_outw(mcr | MCR_RFSH | MCR_RMODE, MCR);
  57. cpu_sleep();
  58. asm volatile("ldc %0, vbr" : : "r" (vbr_old));
  59. free_page(vbr_new);
  60. /* enable PLL1 */
  61. frqcr = ctrl_inw(FRQCR);
  62. frqcr |= FRQCR_PSTBY;
  63. ctrl_outw(frqcr, FRQCR);
  64. udelay(50);
  65. frqcr |= FRQCR_PLLEN;
  66. ctrl_outw(frqcr, FRQCR);
  67. ctrl_outb(stbcr, STBCR);
  68. clear_bl_bit();
  69. }