mpc8540ads.dts 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257
  1. /*
  2. * MPC8540 ADS Device Tree Source
  3. *
  4. * Copyright 2006 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. / {
  12. model = "MPC8540ADS";
  13. compatible = "MPC85xxADS";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. linux,phandle = <100>;
  17. cpus {
  18. #cpus = <1>;
  19. #address-cells = <1>;
  20. #size-cells = <0>;
  21. linux,phandle = <200>;
  22. PowerPC,8540@0 {
  23. device_type = "cpu";
  24. reg = <0>;
  25. d-cache-line-size = <20>; // 32 bytes
  26. i-cache-line-size = <20>; // 32 bytes
  27. d-cache-size = <8000>; // L1, 32K
  28. i-cache-size = <8000>; // L1, 32K
  29. timebase-frequency = <0>; // 33 MHz, from uboot
  30. bus-frequency = <0>; // 166 MHz
  31. clock-frequency = <0>; // 825 MHz, from uboot
  32. 32-bit;
  33. linux,phandle = <201>;
  34. };
  35. };
  36. memory {
  37. device_type = "memory";
  38. linux,phandle = <300>;
  39. reg = <00000000 08000000>; // 128M at 0x0
  40. };
  41. soc8540@e0000000 {
  42. #address-cells = <1>;
  43. #size-cells = <1>;
  44. #interrupt-cells = <2>;
  45. device_type = "soc";
  46. ranges = <0 e0000000 00100000>;
  47. reg = <e0000000 00100000>; // CCSRBAR 1M
  48. bus-frequency = <0>;
  49. i2c@3000 {
  50. device_type = "i2c";
  51. compatible = "fsl-i2c";
  52. reg = <3000 100>;
  53. interrupts = <1b 2>;
  54. interrupt-parent = <40000>;
  55. dfsrr;
  56. };
  57. mdio@24520 {
  58. #address-cells = <1>;
  59. #size-cells = <0>;
  60. device_type = "mdio";
  61. compatible = "gianfar";
  62. reg = <24520 20>;
  63. linux,phandle = <24520>;
  64. ethernet-phy@0 {
  65. linux,phandle = <2452000>;
  66. interrupt-parent = <40000>;
  67. interrupts = <35 1>;
  68. reg = <0>;
  69. device_type = "ethernet-phy";
  70. };
  71. ethernet-phy@1 {
  72. linux,phandle = <2452001>;
  73. interrupt-parent = <40000>;
  74. interrupts = <35 1>;
  75. reg = <1>;
  76. device_type = "ethernet-phy";
  77. };
  78. ethernet-phy@3 {
  79. linux,phandle = <2452003>;
  80. interrupt-parent = <40000>;
  81. interrupts = <37 1>;
  82. reg = <3>;
  83. device_type = "ethernet-phy";
  84. };
  85. };
  86. ethernet@24000 {
  87. #address-cells = <1>;
  88. #size-cells = <0>;
  89. device_type = "network";
  90. model = "TSEC";
  91. compatible = "gianfar";
  92. reg = <24000 1000>;
  93. address = [ 00 E0 0C 00 73 00 ];
  94. local-mac-address = [ 00 E0 0C 00 73 00 ];
  95. interrupts = <d 2 e 2 12 2>;
  96. interrupt-parent = <40000>;
  97. phy-handle = <2452000>;
  98. };
  99. ethernet@25000 {
  100. #address-cells = <1>;
  101. #size-cells = <0>;
  102. device_type = "network";
  103. model = "TSEC";
  104. compatible = "gianfar";
  105. reg = <25000 1000>;
  106. address = [ 00 E0 0C 00 73 01 ];
  107. local-mac-address = [ 00 E0 0C 00 73 01 ];
  108. interrupts = <13 2 14 2 18 2>;
  109. interrupt-parent = <40000>;
  110. phy-handle = <2452001>;
  111. };
  112. ethernet@26000 {
  113. #address-cells = <1>;
  114. #size-cells = <0>;
  115. device_type = "network";
  116. model = "FEC";
  117. compatible = "gianfar";
  118. reg = <26000 1000>;
  119. address = [ 00 E0 0C 00 73 02 ];
  120. local-mac-address = [ 00 E0 0C 00 73 02 ];
  121. interrupts = <19 2>;
  122. interrupt-parent = <40000>;
  123. phy-handle = <2452003>;
  124. };
  125. serial@4500 {
  126. device_type = "serial";
  127. compatible = "ns16550";
  128. reg = <4500 100>; // reg base, size
  129. clock-frequency = <0>; // should we fill in in uboot?
  130. interrupts = <1a 2>;
  131. interrupt-parent = <40000>;
  132. };
  133. serial@4600 {
  134. device_type = "serial";
  135. compatible = "ns16550";
  136. reg = <4600 100>; // reg base, size
  137. clock-frequency = <0>; // should we fill in in uboot?
  138. interrupts = <1a 2>;
  139. interrupt-parent = <40000>;
  140. };
  141. pci@8000 {
  142. linux,phandle = <8000>;
  143. interrupt-map-mask = <f800 0 0 7>;
  144. interrupt-map = <
  145. /* IDSEL 0x02 */
  146. 1000 0 0 1 40000 31 1
  147. 1000 0 0 2 40000 32 1
  148. 1000 0 0 3 40000 33 1
  149. 1000 0 0 4 40000 34 1
  150. /* IDSEL 0x03 */
  151. 1800 0 0 1 40000 34 1
  152. 1800 0 0 2 40000 31 1
  153. 1800 0 0 3 40000 32 1
  154. 1800 0 0 4 40000 33 1
  155. /* IDSEL 0x04 */
  156. 2000 0 0 1 40000 33 1
  157. 2000 0 0 2 40000 34 1
  158. 2000 0 0 3 40000 31 1
  159. 2000 0 0 4 40000 32 1
  160. /* IDSEL 0x05 */
  161. 2800 0 0 1 40000 32 1
  162. 2800 0 0 2 40000 33 1
  163. 2800 0 0 3 40000 34 1
  164. 2800 0 0 4 40000 31 1
  165. /* IDSEL 0x0c */
  166. 6000 0 0 1 40000 31 1
  167. 6000 0 0 2 40000 32 1
  168. 6000 0 0 3 40000 33 1
  169. 6000 0 0 4 40000 34 1
  170. /* IDSEL 0x0d */
  171. 6800 0 0 1 40000 34 1
  172. 6800 0 0 2 40000 31 1
  173. 6800 0 0 3 40000 32 1
  174. 6800 0 0 4 40000 33 1
  175. /* IDSEL 0x0e */
  176. 7000 0 0 1 40000 33 1
  177. 7000 0 0 2 40000 34 1
  178. 7000 0 0 3 40000 31 1
  179. 7000 0 0 4 40000 32 1
  180. /* IDSEL 0x0f */
  181. 7800 0 0 1 40000 32 1
  182. 7800 0 0 2 40000 33 1
  183. 7800 0 0 3 40000 34 1
  184. 7800 0 0 4 40000 31 1
  185. /* IDSEL 0x12 */
  186. 9000 0 0 1 40000 31 1
  187. 9000 0 0 2 40000 32 1
  188. 9000 0 0 3 40000 33 1
  189. 9000 0 0 4 40000 34 1
  190. /* IDSEL 0x13 */
  191. 9800 0 0 1 40000 34 1
  192. 9800 0 0 2 40000 31 1
  193. 9800 0 0 3 40000 32 1
  194. 9800 0 0 4 40000 33 1
  195. /* IDSEL 0x14 */
  196. a000 0 0 1 40000 33 1
  197. a000 0 0 2 40000 34 1
  198. a000 0 0 3 40000 31 1
  199. a000 0 0 4 40000 32 1
  200. /* IDSEL 0x15 */
  201. a800 0 0 1 40000 32 1
  202. a800 0 0 2 40000 33 1
  203. a800 0 0 3 40000 34 1
  204. a800 0 0 4 40000 31 1>;
  205. interrupt-parent = <40000>;
  206. interrupts = <08 2>;
  207. bus-range = <0 0>;
  208. ranges = <02000000 0 80000000 80000000 0 20000000
  209. 01000000 0 00000000 e2000000 0 00100000>;
  210. clock-frequency = <3f940aa>;
  211. #interrupt-cells = <1>;
  212. #size-cells = <2>;
  213. #address-cells = <3>;
  214. reg = <8000 1000>;
  215. compatible = "85xx";
  216. device_type = "pci";
  217. };
  218. pic@40000 {
  219. linux,phandle = <40000>;
  220. clock-frequency = <0>;
  221. interrupt-controller;
  222. #address-cells = <0>;
  223. #interrupt-cells = <2>;
  224. reg = <40000 40000>;
  225. built-in;
  226. compatible = "chrp,open-pic";
  227. device_type = "open-pic";
  228. big-endian;
  229. };
  230. };
  231. };