mpc8349emitx.dts 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246
  1. /*
  2. * MPC8349E-mITX Device Tree Source
  3. *
  4. * Copyright 2006 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. / {
  12. model = "MPC8349EMITX";
  13. compatible = "MPC834xMITX";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. cpus {
  17. #cpus = <1>;
  18. #address-cells = <1>;
  19. #size-cells = <0>;
  20. PowerPC,8349@0 {
  21. device_type = "cpu";
  22. reg = <0>;
  23. d-cache-line-size = <20>;
  24. i-cache-line-size = <20>;
  25. d-cache-size = <8000>;
  26. i-cache-size = <8000>;
  27. timebase-frequency = <0>; // from bootloader
  28. bus-frequency = <0>; // from bootloader
  29. clock-frequency = <0>; // from bootloader
  30. 32-bit;
  31. };
  32. };
  33. memory {
  34. device_type = "memory";
  35. reg = <00000000 10000000>;
  36. };
  37. soc8349@e0000000 {
  38. #address-cells = <1>;
  39. #size-cells = <1>;
  40. #interrupt-cells = <2>;
  41. device_type = "soc";
  42. ranges = <0 e0000000 00100000>;
  43. reg = <e0000000 00000200>;
  44. bus-frequency = <0>; // from bootloader
  45. wdt@200 {
  46. device_type = "watchdog";
  47. compatible = "mpc83xx_wdt";
  48. reg = <200 100>;
  49. };
  50. i2c@3000 {
  51. device_type = "i2c";
  52. compatible = "fsl-i2c";
  53. reg = <3000 100>;
  54. interrupts = <e 8>;
  55. interrupt-parent = <700>;
  56. dfsrr;
  57. };
  58. i2c@3100 {
  59. device_type = "i2c";
  60. compatible = "fsl-i2c";
  61. reg = <3100 100>;
  62. interrupts = <f 8>;
  63. interrupt-parent = <700>;
  64. dfsrr;
  65. };
  66. spi@7000 {
  67. device_type = "spi";
  68. compatible = "mpc83xx_spi";
  69. reg = <7000 1000>;
  70. interrupts = <10 8>;
  71. interrupt-parent = <700>;
  72. mode = <0>;
  73. };
  74. usb@22000 {
  75. device_type = "usb";
  76. compatible = "fsl-usb2-mph";
  77. reg = <22000 1000>;
  78. #address-cells = <1>;
  79. #size-cells = <0>;
  80. interrupt-parent = <700>;
  81. interrupts = <27 2>;
  82. phy_type = "ulpi";
  83. port1;
  84. };
  85. usb@23000 {
  86. device_type = "usb";
  87. compatible = "fsl-usb2-dr";
  88. reg = <23000 1000>;
  89. #address-cells = <1>;
  90. #size-cells = <0>;
  91. interrupt-parent = <700>;
  92. interrupts = <26 2>;
  93. phy_type = "ulpi";
  94. };
  95. mdio@24520 {
  96. device_type = "mdio";
  97. compatible = "gianfar";
  98. reg = <24520 20>;
  99. #address-cells = <1>;
  100. #size-cells = <0>;
  101. linux,phandle = <24520>;
  102. /* Vitesse 8201 */
  103. ethernet-phy@1c {
  104. linux,phandle = <245201c>;
  105. interrupt-parent = <700>;
  106. interrupts = <12 2>;
  107. reg = <1c>;
  108. device_type = "ethernet-phy";
  109. };
  110. /* Vitesse 7385 */
  111. ethernet-phy@1f {
  112. linux,phandle = <245201f>;
  113. interrupt-parent = <700>;
  114. interrupts = <12 2>;
  115. reg = <1f>;
  116. device_type = "ethernet-phy";
  117. };
  118. };
  119. ethernet@24000 {
  120. device_type = "network";
  121. model = "TSEC";
  122. compatible = "gianfar";
  123. reg = <24000 1000>;
  124. address = [ 00 00 00 00 00 00 ];
  125. local-mac-address = [ 00 00 00 00 00 00 ];
  126. interrupts = <20 8 21 8 22 8>;
  127. interrupt-parent = <700>;
  128. phy-handle = <245201c>;
  129. };
  130. ethernet@25000 {
  131. #address-cells = <1>;
  132. #size-cells = <0>;
  133. device_type = "network";
  134. model = "TSEC";
  135. compatible = "gianfar";
  136. reg = <25000 1000>;
  137. address = [ 00 00 00 00 00 00 ];
  138. local-mac-address = [ 00 00 00 00 00 00 ];
  139. interrupts = <23 8 24 8 25 8>;
  140. interrupt-parent = <700>;
  141. phy-handle = <245201f>;
  142. };
  143. serial@4500 {
  144. device_type = "serial";
  145. compatible = "ns16550";
  146. reg = <4500 100>;
  147. clock-frequency = <0>; // from bootloader
  148. interrupts = <9 8>;
  149. interrupt-parent = <700>;
  150. };
  151. serial@4600 {
  152. device_type = "serial";
  153. compatible = "ns16550";
  154. reg = <4600 100>;
  155. clock-frequency = <0>; // from bootloader
  156. interrupts = <a 8>;
  157. interrupt-parent = <700>;
  158. };
  159. pci@8500 {
  160. interrupt-map-mask = <f800 0 0 7>;
  161. interrupt-map = <
  162. /* IDSEL 0x10 - SATA */
  163. 8000 0 0 1 700 16 8 /* SATA_INTA */
  164. >;
  165. interrupt-parent = <700>;
  166. interrupts = <42 8>;
  167. bus-range = <0 0>;
  168. ranges = <42000000 0 80000000 80000000 0 10000000
  169. 02000000 0 90000000 90000000 0 10000000
  170. 01000000 0 00000000 e2000000 0 01000000>;
  171. clock-frequency = <3f940aa>;
  172. #interrupt-cells = <1>;
  173. #size-cells = <2>;
  174. #address-cells = <3>;
  175. reg = <8500 100>;
  176. compatible = "83xx";
  177. device_type = "pci";
  178. };
  179. pci@8600 {
  180. interrupt-map-mask = <f800 0 0 7>;
  181. interrupt-map = <
  182. /* IDSEL 0x0E - MiniPCI Slot */
  183. 7000 0 0 1 700 15 8 /* PCI_INTA */
  184. /* IDSEL 0x0F - PCI Slot */
  185. 7800 0 0 1 700 14 8 /* PCI_INTA */
  186. 7800 0 0 2 700 15 8 /* PCI_INTB */
  187. >;
  188. interrupt-parent = <700>;
  189. interrupts = <43 8>;
  190. bus-range = <1 1>;
  191. ranges = <42000000 0 a0000000 a0000000 0 10000000
  192. 02000000 0 b0000000 b0000000 0 10000000
  193. 01000000 0 00000000 e3000000 0 01000000>;
  194. clock-frequency = <3f940aa>;
  195. #interrupt-cells = <1>;
  196. #size-cells = <2>;
  197. #address-cells = <3>;
  198. reg = <8600 100>;
  199. compatible = "83xx";
  200. device_type = "pci";
  201. };
  202. crypto@30000 {
  203. device_type = "crypto";
  204. model = "SEC2";
  205. compatible = "talitos";
  206. reg = <30000 10000>;
  207. interrupts = <b 8>;
  208. interrupt-parent = <700>;
  209. num-channels = <4>;
  210. channel-fifo-len = <18>;
  211. exec-units-mask = <0000007e>;
  212. descriptor-types-mask = <01010ebf>;
  213. };
  214. pic@700 {
  215. linux,phandle = <700>;
  216. interrupt-controller;
  217. #address-cells = <0>;
  218. #interrupt-cells = <2>;
  219. reg = <700 100>;
  220. built-in;
  221. device_type = "ipic";
  222. };
  223. };
  224. };