mpc8349emds.dts 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328
  1. /*
  2. * MPC8349E MDS Device Tree Source
  3. *
  4. * Copyright 2005, 2006 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. / {
  12. model = "MPC8349EMDS";
  13. compatible = "MPC834xMDS";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. cpus {
  17. #cpus = <1>;
  18. #address-cells = <1>;
  19. #size-cells = <0>;
  20. PowerPC,8349@0 {
  21. device_type = "cpu";
  22. reg = <0>;
  23. d-cache-line-size = <20>; // 32 bytes
  24. i-cache-line-size = <20>; // 32 bytes
  25. d-cache-size = <8000>; // L1, 32K
  26. i-cache-size = <8000>; // L1, 32K
  27. timebase-frequency = <0>; // from bootloader
  28. bus-frequency = <0>; // from bootloader
  29. clock-frequency = <0>; // from bootloader
  30. 32-bit;
  31. };
  32. };
  33. memory {
  34. device_type = "memory";
  35. reg = <00000000 10000000>; // 256MB at 0
  36. };
  37. soc8349@e0000000 {
  38. #address-cells = <1>;
  39. #size-cells = <1>;
  40. #interrupt-cells = <2>;
  41. device_type = "soc";
  42. ranges = <0 e0000000 00100000>;
  43. reg = <e0000000 00000200>;
  44. bus-frequency = <0>;
  45. wdt@200 {
  46. device_type = "watchdog";
  47. compatible = "mpc83xx_wdt";
  48. reg = <200 100>;
  49. };
  50. i2c@3000 {
  51. device_type = "i2c";
  52. compatible = "fsl-i2c";
  53. reg = <3000 100>;
  54. interrupts = <e 8>;
  55. interrupt-parent = <700>;
  56. dfsrr;
  57. };
  58. i2c@3100 {
  59. device_type = "i2c";
  60. compatible = "fsl-i2c";
  61. reg = <3100 100>;
  62. interrupts = <f 8>;
  63. interrupt-parent = <700>;
  64. dfsrr;
  65. };
  66. spi@7000 {
  67. device_type = "spi";
  68. compatible = "mpc83xx_spi";
  69. reg = <7000 1000>;
  70. interrupts = <10 8>;
  71. interrupt-parent = <700>;
  72. mode = <0>;
  73. };
  74. /* phy type (ULPI or SERIAL) are only types supportted for MPH */
  75. /* port = 0 or 1 */
  76. usb@22000 {
  77. device_type = "usb";
  78. compatible = "fsl-usb2-mph";
  79. reg = <22000 1000>;
  80. #address-cells = <1>;
  81. #size-cells = <0>;
  82. interrupt-parent = <700>;
  83. interrupts = <27 2>;
  84. phy_type = "ulpi";
  85. port1;
  86. };
  87. /* phy type (ULPI, UTMI, UTMI_WIDE, SERIAL) */
  88. usb@23000 {
  89. device_type = "usb";
  90. compatible = "fsl-usb2-dr";
  91. reg = <23000 1000>;
  92. #address-cells = <1>;
  93. #size-cells = <0>;
  94. interrupt-parent = <700>;
  95. interrupts = <26 2>;
  96. phy_type = "ulpi";
  97. };
  98. mdio@24520 {
  99. device_type = "mdio";
  100. compatible = "gianfar";
  101. reg = <24520 20>;
  102. #address-cells = <1>;
  103. #size-cells = <0>;
  104. linux,phandle = <24520>;
  105. ethernet-phy@0 {
  106. linux,phandle = <2452000>;
  107. interrupt-parent = <700>;
  108. interrupts = <11 2>;
  109. reg = <0>;
  110. device_type = "ethernet-phy";
  111. };
  112. ethernet-phy@1 {
  113. linux,phandle = <2452001>;
  114. interrupt-parent = <700>;
  115. interrupts = <12 2>;
  116. reg = <1>;
  117. device_type = "ethernet-phy";
  118. };
  119. };
  120. ethernet@24000 {
  121. device_type = "network";
  122. model = "TSEC";
  123. compatible = "gianfar";
  124. reg = <24000 1000>;
  125. address = [ 00 00 00 00 00 00 ];
  126. local-mac-address = [ 00 00 00 00 00 00 ];
  127. interrupts = <20 8 21 8 22 8>;
  128. interrupt-parent = <700>;
  129. phy-handle = <2452000>;
  130. };
  131. ethernet@25000 {
  132. #address-cells = <1>;
  133. #size-cells = <0>;
  134. device_type = "network";
  135. model = "TSEC";
  136. compatible = "gianfar";
  137. reg = <25000 1000>;
  138. address = [ 00 00 00 00 00 00 ];
  139. local-mac-address = [ 00 00 00 00 00 00 ];
  140. interrupts = <23 8 24 8 25 8>;
  141. interrupt-parent = <700>;
  142. phy-handle = <2452001>;
  143. };
  144. serial@4500 {
  145. device_type = "serial";
  146. compatible = "ns16550";
  147. reg = <4500 100>;
  148. clock-frequency = <0>;
  149. interrupts = <9 8>;
  150. interrupt-parent = <700>;
  151. };
  152. serial@4600 {
  153. device_type = "serial";
  154. compatible = "ns16550";
  155. reg = <4600 100>;
  156. clock-frequency = <0>;
  157. interrupts = <a 8>;
  158. interrupt-parent = <700>;
  159. };
  160. pci@8500 {
  161. interrupt-map-mask = <f800 0 0 7>;
  162. interrupt-map = <
  163. /* IDSEL 0x11 */
  164. 8800 0 0 1 700 14 8
  165. 8800 0 0 2 700 15 8
  166. 8800 0 0 3 700 16 8
  167. 8800 0 0 4 700 17 8
  168. /* IDSEL 0x12 */
  169. 9000 0 0 1 700 16 8
  170. 9000 0 0 2 700 17 8
  171. 9000 0 0 3 700 14 8
  172. 9000 0 0 4 700 15 8
  173. /* IDSEL 0x13 */
  174. 9800 0 0 1 700 17 8
  175. 9800 0 0 2 700 14 8
  176. 9800 0 0 3 700 15 8
  177. 9800 0 0 4 700 16 8
  178. /* IDSEL 0x15 */
  179. a800 0 0 1 700 14 8
  180. a800 0 0 2 700 15 8
  181. a800 0 0 3 700 16 8
  182. a800 0 0 4 700 17 8
  183. /* IDSEL 0x16 */
  184. b000 0 0 1 700 17 8
  185. b000 0 0 2 700 14 8
  186. b000 0 0 3 700 15 8
  187. b000 0 0 4 700 16 8
  188. /* IDSEL 0x17 */
  189. b800 0 0 1 700 16 8
  190. b800 0 0 2 700 17 8
  191. b800 0 0 3 700 14 8
  192. b800 0 0 4 700 15 8
  193. /* IDSEL 0x18 */
  194. c000 0 0 1 700 15 8
  195. c000 0 0 2 700 16 8
  196. c000 0 0 3 700 17 8
  197. c000 0 0 4 700 14 8>;
  198. interrupt-parent = <700>;
  199. interrupts = <42 8>;
  200. bus-range = <0 0>;
  201. ranges = <02000000 0 a0000000 a0000000 0 10000000
  202. 42000000 0 80000000 80000000 0 10000000
  203. 01000000 0 00000000 e2000000 0 00100000>;
  204. clock-frequency = <3f940aa>;
  205. #interrupt-cells = <1>;
  206. #size-cells = <2>;
  207. #address-cells = <3>;
  208. reg = <8500 100>;
  209. compatible = "83xx";
  210. device_type = "pci";
  211. };
  212. pci@8600 {
  213. interrupt-map-mask = <f800 0 0 7>;
  214. interrupt-map = <
  215. /* IDSEL 0x11 */
  216. 8800 0 0 1 700 14 8
  217. 8800 0 0 2 700 15 8
  218. 8800 0 0 3 700 16 8
  219. 8800 0 0 4 700 17 8
  220. /* IDSEL 0x12 */
  221. 9000 0 0 1 700 16 8
  222. 9000 0 0 2 700 17 8
  223. 9000 0 0 3 700 14 8
  224. 9000 0 0 4 700 15 8
  225. /* IDSEL 0x13 */
  226. 9800 0 0 1 700 17 8
  227. 9800 0 0 2 700 14 8
  228. 9800 0 0 3 700 15 8
  229. 9800 0 0 4 700 16 8
  230. /* IDSEL 0x15 */
  231. a800 0 0 1 700 14 8
  232. a800 0 0 2 700 15 8
  233. a800 0 0 3 700 16 8
  234. a800 0 0 4 700 17 8
  235. /* IDSEL 0x16 */
  236. b000 0 0 1 700 17 8
  237. b000 0 0 2 700 14 8
  238. b000 0 0 3 700 15 8
  239. b000 0 0 4 700 16 8
  240. /* IDSEL 0x17 */
  241. b800 0 0 1 700 16 8
  242. b800 0 0 2 700 17 8
  243. b800 0 0 3 700 14 8
  244. b800 0 0 4 700 15 8
  245. /* IDSEL 0x18 */
  246. c000 0 0 1 700 15 8
  247. c000 0 0 2 700 16 8
  248. c000 0 0 3 700 17 8
  249. c000 0 0 4 700 14 8>;
  250. interrupt-parent = <700>;
  251. interrupts = <42 8>;
  252. bus-range = <0 0>;
  253. ranges = <02000000 0 b0000000 b0000000 0 10000000
  254. 42000000 0 90000000 90000000 0 10000000
  255. 01000000 0 00000000 e2100000 0 00100000>;
  256. clock-frequency = <3f940aa>;
  257. #interrupt-cells = <1>;
  258. #size-cells = <2>;
  259. #address-cells = <3>;
  260. reg = <8600 100>;
  261. compatible = "83xx";
  262. device_type = "pci";
  263. };
  264. /* May need to remove if on a part without crypto engine */
  265. crypto@30000 {
  266. device_type = "crypto";
  267. model = "SEC2";
  268. compatible = "talitos";
  269. reg = <30000 10000>;
  270. interrupts = <b 8>;
  271. interrupt-parent = <700>;
  272. num-channels = <4>;
  273. channel-fifo-len = <18>;
  274. exec-units-mask = <0000007e>;
  275. /* desc mask is for rev2.0,
  276. * we need runtime fixup for >2.0 */
  277. descriptor-types-mask = <01010ebf>;
  278. };
  279. /* IPIC
  280. * interrupts cell = <intr #, sense>
  281. * sense values match linux IORESOURCE_IRQ_* defines:
  282. * sense == 8: Level, low assertion
  283. * sense == 2: Edge, high-to-low change
  284. */
  285. pic@700 {
  286. linux,phandle = <700>;
  287. interrupt-controller;
  288. #address-cells = <0>;
  289. #interrupt-cells = <2>;
  290. reg = <700 100>;
  291. built-in;
  292. device_type = "ipic";
  293. };
  294. };
  295. };