mpc7448hpc2.dts 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202
  1. /*
  2. * MPC7448HPC2 (Taiga) board Device Tree Source
  3. *
  4. * Copyright 2006 Freescale Semiconductor Inc.
  5. * 2006 Roy Zang <Roy Zang at freescale.com>.
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License as published by the
  9. * Free Software Foundation; either version 2 of the License, or (at your
  10. * option) any later version.
  11. */
  12. / {
  13. model = "mpc7448hpc2";
  14. compatible = "mpc74xx";
  15. #address-cells = <1>;
  16. #size-cells = <1>;
  17. linux,phandle = <100>;
  18. cpus {
  19. #cpus = <1>;
  20. #address-cells = <1>;
  21. #size-cells =<0>;
  22. linux,phandle = <200>;
  23. PowerPC,7448@0 {
  24. device_type = "cpu";
  25. reg = <0>;
  26. d-cache-line-size = <20>; // 32 bytes
  27. i-cache-line-size = <20>; // 32 bytes
  28. d-cache-size = <8000>; // L1, 32K bytes
  29. i-cache-size = <8000>; // L1, 32K bytes
  30. timebase-frequency = <0>; // 33 MHz, from uboot
  31. clock-frequency = <0>; // From U-Boot
  32. bus-frequency = <0>; // From U-Boot
  33. 32-bit;
  34. linux,phandle = <201>;
  35. linux,boot-cpu;
  36. };
  37. };
  38. memory {
  39. device_type = "memory";
  40. linux,phandle = <300>;
  41. reg = <00000000 20000000 // DDR2 512M at 0
  42. >;
  43. };
  44. tsi108@c0000000 {
  45. #address-cells = <1>;
  46. #size-cells = <1>;
  47. #interrupt-cells = <2>;
  48. device_type = "tsi-bridge";
  49. ranges = <00000000 c0000000 00010000>;
  50. reg = <c0000000 00010000>;
  51. bus-frequency = <0>;
  52. i2c@7000 {
  53. interrupt-parent = <7400>;
  54. interrupts = <E 0>;
  55. reg = <7000 400>;
  56. device_type = "i2c";
  57. compatible = "tsi-i2c";
  58. };
  59. mdio@6000 {
  60. device_type = "mdio";
  61. compatible = "tsi-ethernet";
  62. ethernet-phy@6000 {
  63. linux,phandle = <6000>;
  64. interrupt-parent = <7400>;
  65. interrupts = <2 1>;
  66. reg = <6000 50>;
  67. phy-id = <8>;
  68. device_type = "ethernet-phy";
  69. };
  70. ethernet-phy@6400 {
  71. linux,phandle = <6400>;
  72. interrupt-parent = <7400>;
  73. interrupts = <2 1>;
  74. reg = <6000 50>;
  75. phy-id = <9>;
  76. device_type = "ethernet-phy";
  77. };
  78. };
  79. ethernet@6200 {
  80. #size-cells = <0>;
  81. device_type = "network";
  82. model = "TSI-ETH";
  83. compatible = "tsi-ethernet";
  84. reg = <6000 200>;
  85. address = [ 00 06 D2 00 00 01 ];
  86. interrupts = <10 2>;
  87. interrupt-parent = <7400>;
  88. phy-handle = <6000>;
  89. };
  90. ethernet@6600 {
  91. #address-cells = <1>;
  92. #size-cells = <0>;
  93. device_type = "network";
  94. model = "TSI-ETH";
  95. compatible = "tsi-ethernet";
  96. reg = <6400 200>;
  97. address = [ 00 06 D2 00 00 02 ];
  98. interrupts = <11 2>;
  99. interrupt-parent = <7400>;
  100. phy-handle = <6400>;
  101. };
  102. serial@7808 {
  103. device_type = "serial";
  104. compatible = "ns16550";
  105. reg = <7808 200>;
  106. clock-frequency = <3f6b5a00>;
  107. interrupts = <c 0>;
  108. interrupt-parent = <7400>;
  109. };
  110. serial@7c08 {
  111. device_type = "serial";
  112. compatible = "ns16550";
  113. reg = <7c08 200>;
  114. clock-frequency = <3f6b5a00>;
  115. interrupts = <d 0>;
  116. interrupt-parent = <7400>;
  117. };
  118. pic@7400 {
  119. linux,phandle = <7400>;
  120. clock-frequency = <0>;
  121. interrupt-controller;
  122. #address-cells = <0>;
  123. #interrupt-cells = <2>;
  124. reg = <7400 400>;
  125. built-in;
  126. compatible = "chrp,open-pic";
  127. device_type = "open-pic";
  128. big-endian;
  129. };
  130. pci@1000 {
  131. compatible = "tsi10x";
  132. device_type = "pci";
  133. linux,phandle = <1000>;
  134. #interrupt-cells = <1>;
  135. #size-cells = <2>;
  136. #address-cells = <3>;
  137. reg = <1000 1000>;
  138. bus-range = <0 0>;
  139. ranges = <02000000 0 e0000000 e0000000 0 1A000000
  140. 01000000 0 00000000 fa000000 0 00010000>;
  141. clock-frequency = <7f28154>;
  142. interrupt-parent = <7400>;
  143. interrupts = <17 2>;
  144. interrupt-map-mask = <f800 0 0 7>;
  145. interrupt-map = <
  146. /* IDSEL 0x11 */
  147. 0800 0 0 1 1180 24 0
  148. 0800 0 0 2 1180 25 0
  149. 0800 0 0 3 1180 26 0
  150. 0800 0 0 4 1180 27 0
  151. /* IDSEL 0x12 */
  152. 1000 0 0 1 1180 25 0
  153. 1000 0 0 2 1180 26 0
  154. 1000 0 0 3 1180 27 0
  155. 1000 0 0 4 1180 24 0
  156. /* IDSEL 0x13 */
  157. 1800 0 0 1 1180 26 0
  158. 1800 0 0 2 1180 27 0
  159. 1800 0 0 3 1180 24 0
  160. 1800 0 0 4 1180 25 0
  161. /* IDSEL 0x14 */
  162. 2000 0 0 1 1180 27 0
  163. 2000 0 0 2 1180 24 0
  164. 2000 0 0 3 1180 25 0
  165. 2000 0 0 4 1180 26 0
  166. >;
  167. router@1180 {
  168. linux,phandle = <1180>;
  169. clock-frequency = <0>;
  170. interrupt-controller;
  171. device_type = "pic-router";
  172. #address-cells = <0>;
  173. #interrupt-cells = <2>;
  174. built-in;
  175. big-endian;
  176. interrupts = <17 2>;
  177. interrupt-parent = <7400>;
  178. };
  179. };
  180. };
  181. };