platform.c 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201
  1. #include <linux/delay.h>
  2. #include <linux/if_ether.h>
  3. #include <linux/ioport.h>
  4. #include <linux/mv643xx.h>
  5. #include <linux/platform_device.h>
  6. #include "ocelot_c_fpga.h"
  7. #if defined(CONFIG_MV643XX_ETH) || defined(CONFIG_MV643XX_ETH_MODULE)
  8. static struct resource mv643xx_eth_shared_resources[] = {
  9. [0] = {
  10. .name = "ethernet shared base",
  11. .start = 0xf1000000 + MV643XX_ETH_SHARED_REGS,
  12. .end = 0xf1000000 + MV643XX_ETH_SHARED_REGS +
  13. MV643XX_ETH_SHARED_REGS_SIZE - 1,
  14. .flags = IORESOURCE_MEM,
  15. },
  16. };
  17. static struct platform_device mv643xx_eth_shared_device = {
  18. .name = MV643XX_ETH_SHARED_NAME,
  19. .id = 0,
  20. .num_resources = ARRAY_SIZE(mv643xx_eth_shared_resources),
  21. .resource = mv643xx_eth_shared_resources,
  22. };
  23. #define MV_SRAM_BASE 0xfe000000UL
  24. #define MV_SRAM_SIZE (256 * 1024)
  25. #define MV_SRAM_RXRING_SIZE (MV_SRAM_SIZE / 4)
  26. #define MV_SRAM_TXRING_SIZE (MV_SRAM_SIZE / 4)
  27. #define MV_SRAM_BASE_ETH0 MV_SRAM_BASE
  28. #define MV_SRAM_BASE_ETH1 (MV_SRAM_BASE + (MV_SRAM_SIZE / 2))
  29. #define MV64x60_IRQ_ETH_0 48
  30. #define MV64x60_IRQ_ETH_1 49
  31. #ifdef CONFIG_MV643XX_ETH_0
  32. static struct resource mv64x60_eth0_resources[] = {
  33. [0] = {
  34. .name = "eth0 irq",
  35. .start = MV64x60_IRQ_ETH_0,
  36. .end = MV64x60_IRQ_ETH_0,
  37. .flags = IORESOURCE_IRQ,
  38. },
  39. };
  40. static char eth0_mac_addr[ETH_ALEN];
  41. static struct mv643xx_eth_platform_data eth0_pd = {
  42. .mac_addr = eth0_mac_addr,
  43. .tx_sram_addr = MV_SRAM_BASE_ETH0,
  44. .tx_sram_size = MV_SRAM_TXRING_SIZE,
  45. .tx_queue_size = MV_SRAM_TXRING_SIZE / 16,
  46. .rx_sram_addr = MV_SRAM_BASE_ETH0 + MV_SRAM_TXRING_SIZE,
  47. .rx_sram_size = MV_SRAM_RXRING_SIZE,
  48. .rx_queue_size = MV_SRAM_RXRING_SIZE / 16,
  49. };
  50. static struct platform_device eth0_device = {
  51. .name = MV643XX_ETH_NAME,
  52. .id = 0,
  53. .num_resources = ARRAY_SIZE(mv64x60_eth0_resources),
  54. .resource = mv64x60_eth0_resources,
  55. .dev = {
  56. .platform_data = &eth0_pd,
  57. },
  58. };
  59. #endif /* CONFIG_MV643XX_ETH_0 */
  60. #ifdef CONFIG_MV643XX_ETH_1
  61. static struct resource mv64x60_eth1_resources[] = {
  62. [0] = {
  63. .name = "eth1 irq",
  64. .start = MV64x60_IRQ_ETH_1,
  65. .end = MV64x60_IRQ_ETH_1,
  66. .flags = IORESOURCE_IRQ,
  67. },
  68. };
  69. static char eth1_mac_addr[ETH_ALEN];
  70. static struct mv643xx_eth_platform_data eth1_pd = {
  71. .mac_addr = eth1_mac_addr,
  72. .tx_sram_addr = MV_SRAM_BASE_ETH1,
  73. .tx_sram_size = MV_SRAM_TXRING_SIZE,
  74. .tx_queue_size = MV_SRAM_TXRING_SIZE / 16,
  75. .rx_sram_addr = MV_SRAM_BASE_ETH1 + MV_SRAM_TXRING_SIZE,
  76. .rx_sram_size = MV_SRAM_RXRING_SIZE,
  77. .rx_queue_size = MV_SRAM_RXRING_SIZE / 16,
  78. };
  79. static struct platform_device eth1_device = {
  80. .name = MV643XX_ETH_NAME,
  81. .id = 1,
  82. .num_resources = ARRAY_SIZE(mv64x60_eth1_resources),
  83. .resource = mv64x60_eth1_resources,
  84. .dev = {
  85. .platform_data = &eth1_pd,
  86. },
  87. };
  88. #endif /* CONFIG_MV643XX_ETH_1 */
  89. static struct platform_device *mv643xx_eth_pd_devs[] __initdata = {
  90. &mv643xx_eth_shared_device,
  91. #ifdef CONFIG_MV643XX_ETH_0
  92. &eth0_device,
  93. #endif
  94. #ifdef CONFIG_MV643XX_ETH_1
  95. &eth1_device,
  96. #endif
  97. /* The third port is not wired up on the Ocelot C */
  98. };
  99. static u8 __init exchange_bit(u8 val, u8 cs)
  100. {
  101. /* place the data */
  102. OCELOT_FPGA_WRITE((val << 2) | cs, EEPROM_MODE);
  103. udelay(1);
  104. /* turn the clock on */
  105. OCELOT_FPGA_WRITE((val << 2) | cs | 0x2, EEPROM_MODE);
  106. udelay(1);
  107. /* turn the clock off and read-strobe */
  108. OCELOT_FPGA_WRITE((val << 2) | cs | 0x10, EEPROM_MODE);
  109. /* return the data */
  110. return (OCELOT_FPGA_READ(EEPROM_MODE) >> 3) & 0x1;
  111. }
  112. static void __init get_mac(char dest[6])
  113. {
  114. u8 read_opcode[12] = {1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
  115. int i,j;
  116. for (i = 0; i < 12; i++)
  117. exchange_bit(read_opcode[i], 1);
  118. for (j = 0; j < 6; j++) {
  119. dest[j] = 0;
  120. for (i = 0; i < 8; i++) {
  121. dest[j] <<= 1;
  122. dest[j] |= exchange_bit(0, 1);
  123. }
  124. }
  125. /* turn off CS */
  126. exchange_bit(0,0);
  127. }
  128. /*
  129. * Copy and increment ethernet MAC address by a small value.
  130. *
  131. * This is useful for systems where the only one MAC address is stored in
  132. * non-volatile memory for multiple ports.
  133. */
  134. static inline void eth_mac_add(unsigned char *dst, unsigned char *src,
  135. unsigned int add)
  136. {
  137. int i;
  138. BUG_ON(add >= 256);
  139. for (i = ETH_ALEN; i >= 0; i--) {
  140. dst[i] = src[i] + add;
  141. add = dst[i] < src[i]; /* compute carry */
  142. }
  143. WARN_ON(add);
  144. }
  145. static int __init mv643xx_eth_add_pds(void)
  146. {
  147. unsigned char mac[ETH_ALEN];
  148. int ret;
  149. get_mac(mac);
  150. #ifdef CONFIG_MV643XX_ETH_0
  151. eth_mac_add(eth1_mac_addr, mac, 0);
  152. #endif
  153. #ifdef CONFIG_MV643XX_ETH_1
  154. eth_mac_add(eth1_mac_addr, mac, 1);
  155. #endif
  156. ret = platform_add_devices(mv643xx_eth_pd_devs,
  157. ARRAY_SIZE(mv643xx_eth_pd_devs));
  158. return ret;
  159. }
  160. device_initcall(mv643xx_eth_add_pds);
  161. #endif /* defined(CONFIG_MV643XX_ETH) || defined(CONFIG_MV643XX_ETH_MODULE) */