fiq.c 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201
  1. /*
  2. * linux/arch/arm26/kernel/fiq.c
  3. *
  4. * Copyright (C) 1998 Russell King
  5. * Copyright (C) 1998, 1999 Phil Blundell
  6. * Copyright (C) 2003 Ian Molton
  7. *
  8. * FIQ support written by Philip Blundell <philb@gnu.org>, 1998.
  9. *
  10. * FIQ support re-written by Russell King to be more generic
  11. *
  12. * We now properly support a method by which the FIQ handlers can
  13. * be stacked onto the vector. We still do not support sharing
  14. * the FIQ vector itself.
  15. *
  16. * Operation is as follows:
  17. * 1. Owner A claims FIQ:
  18. * - default_fiq relinquishes control.
  19. * 2. Owner A:
  20. * - inserts code.
  21. * - sets any registers,
  22. * - enables FIQ.
  23. * 3. Owner B claims FIQ:
  24. * - if owner A has a relinquish function.
  25. * - disable FIQs.
  26. * - saves any registers.
  27. * - returns zero.
  28. * 4. Owner B:
  29. * - inserts code.
  30. * - sets any registers,
  31. * - enables FIQ.
  32. * 5. Owner B releases FIQ:
  33. * - Owner A is asked to reacquire FIQ:
  34. * - inserts code.
  35. * - restores saved registers.
  36. * - enables FIQ.
  37. * 6. Goto 3
  38. */
  39. #include <linux/module.h>
  40. #include <linux/mm.h>
  41. #include <linux/mman.h>
  42. #include <linux/init.h>
  43. #include <linux/seq_file.h>
  44. #include <asm/fiq.h>
  45. #include <asm/io.h>
  46. #include <asm/irq.h>
  47. #include <asm/pgalloc.h>
  48. #include <asm/system.h>
  49. #include <asm/uaccess.h>
  50. #define FIQ_VECTOR (vectors_base() + 0x1c)
  51. static unsigned long no_fiq_insn;
  52. #define unprotect_page_0()
  53. #define protect_page_0()
  54. /* Default reacquire function
  55. * - we always relinquish FIQ control
  56. * - we always reacquire FIQ control
  57. */
  58. static int fiq_def_op(void *ref, int relinquish)
  59. {
  60. if (!relinquish) {
  61. unprotect_page_0();
  62. *(unsigned long *)FIQ_VECTOR = no_fiq_insn;
  63. protect_page_0();
  64. }
  65. return 0;
  66. }
  67. static struct fiq_handler default_owner = {
  68. .name = "default",
  69. .fiq_op = fiq_def_op,
  70. };
  71. static struct fiq_handler *current_fiq = &default_owner;
  72. int show_fiq_list(struct seq_file *p, void *v)
  73. {
  74. if (current_fiq != &default_owner)
  75. seq_printf(p, "FIQ: %s\n", current_fiq->name);
  76. return 0;
  77. }
  78. void set_fiq_handler(void *start, unsigned int length)
  79. {
  80. unprotect_page_0();
  81. memcpy((void *)FIQ_VECTOR, start, length);
  82. protect_page_0();
  83. }
  84. /*
  85. * Taking an interrupt in FIQ mode is death, so both these functions
  86. * disable irqs for the duration.
  87. */
  88. void set_fiq_regs(struct pt_regs *regs)
  89. {
  90. register unsigned long tmp, tmp2;
  91. __asm__ volatile (
  92. "mov %0, pc \n"
  93. "bic %1, %0, #0x3 \n"
  94. "orr %1, %1, %3 \n"
  95. "teqp %1, #0 @ select FIQ mode \n"
  96. "mov r0, r0 \n"
  97. "ldmia %2, {r8 - r14} \n"
  98. "teqp %0, #0 @ return to SVC mode \n"
  99. "mov r0, r0 "
  100. : "=&r" (tmp), "=&r" (tmp2)
  101. : "r" (&regs->ARM_r8), "I" (PSR_I_BIT | PSR_F_BIT | MODE_FIQ26)
  102. /* These registers aren't modified by the above code in a way
  103. visible to the compiler, but we mark them as clobbers anyway
  104. so that GCC won't put any of the input or output operands in
  105. them. */
  106. : "r8", "r9", "r10", "r11", "r12", "r13", "r14");
  107. }
  108. void get_fiq_regs(struct pt_regs *regs)
  109. {
  110. register unsigned long tmp, tmp2;
  111. __asm__ volatile (
  112. "mov %0, pc \n"
  113. "bic %1, %0, #0x3 \n"
  114. "orr %1, %1, %3 \n"
  115. "teqp %1, #0 @ select FIQ mode \n"
  116. "mov r0, r0 \n"
  117. "stmia %2, {r8 - r14} \n"
  118. "teqp %0, #0 @ return to SVC mode \n"
  119. "mov r0, r0 "
  120. : "=&r" (tmp), "=&r" (tmp2)
  121. : "r" (&regs->ARM_r8), "I" (PSR_I_BIT | PSR_F_BIT | MODE_FIQ26)
  122. /* These registers aren't modified by the above code in a way
  123. visible to the compiler, but we mark them as clobbers anyway
  124. so that GCC won't put any of the input or output operands in
  125. them. */
  126. : "r8", "r9", "r10", "r11", "r12", "r13", "r14");
  127. }
  128. int claim_fiq(struct fiq_handler *f)
  129. {
  130. int ret = 0;
  131. if (current_fiq) {
  132. ret = -EBUSY;
  133. if (current_fiq->fiq_op != NULL)
  134. ret = current_fiq->fiq_op(current_fiq->dev_id, 1);
  135. }
  136. if (!ret) {
  137. f->next = current_fiq;
  138. current_fiq = f;
  139. }
  140. return ret;
  141. }
  142. void release_fiq(struct fiq_handler *f)
  143. {
  144. if (current_fiq != f) {
  145. printk(KERN_ERR "%s FIQ trying to release %s FIQ\n",
  146. f->name, current_fiq->name);
  147. #ifdef CONFIG_DEBUG_ERRORS
  148. __backtrace();
  149. #endif
  150. return;
  151. }
  152. do
  153. current_fiq = current_fiq->next;
  154. while (current_fiq->fiq_op(current_fiq->dev_id, 0));
  155. }
  156. void enable_fiq(int fiq)
  157. {
  158. enable_irq(fiq + FIQ_START);
  159. }
  160. void disable_fiq(int fiq)
  161. {
  162. disable_irq(fiq + FIQ_START);
  163. }
  164. EXPORT_SYMBOL(set_fiq_handler);
  165. EXPORT_SYMBOL(set_fiq_regs);
  166. EXPORT_SYMBOL(get_fiq_regs);
  167. EXPORT_SYMBOL(claim_fiq);
  168. EXPORT_SYMBOL(release_fiq);
  169. EXPORT_SYMBOL(enable_fiq);
  170. EXPORT_SYMBOL(disable_fiq);
  171. void __init init_FIQ(void)
  172. {
  173. no_fiq_insn = *(unsigned long *)FIQ_VECTOR;
  174. set_fs(get_fs());
  175. }