gpio.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188
  1. /* linux/arch/arm/mach-s3c2410/gpio.c
  2. *
  3. * Copyright (c) 2004-2005 Simtec Electronics
  4. * Ben Dooks <ben@simtec.co.uk>
  5. *
  6. * S3C24XX GPIO support
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  21. */
  22. #include <linux/kernel.h>
  23. #include <linux/init.h>
  24. #include <linux/module.h>
  25. #include <linux/interrupt.h>
  26. #include <linux/ioport.h>
  27. #include <asm/hardware.h>
  28. #include <asm/irq.h>
  29. #include <asm/io.h>
  30. #include <asm/arch/regs-gpio.h>
  31. void s3c2410_gpio_cfgpin(unsigned int pin, unsigned int function)
  32. {
  33. void __iomem *base = S3C24XX_GPIO_BASE(pin);
  34. unsigned long mask;
  35. unsigned long con;
  36. unsigned long flags;
  37. if (pin < S3C2410_GPIO_BANKB) {
  38. mask = 1 << S3C2410_GPIO_OFFSET(pin);
  39. } else {
  40. mask = 3 << S3C2410_GPIO_OFFSET(pin)*2;
  41. }
  42. switch (function) {
  43. case S3C2410_GPIO_LEAVE:
  44. mask = 0;
  45. function = 0;
  46. break;
  47. case S3C2410_GPIO_INPUT:
  48. case S3C2410_GPIO_OUTPUT:
  49. case S3C2410_GPIO_SFN2:
  50. case S3C2410_GPIO_SFN3:
  51. if (pin < S3C2410_GPIO_BANKB) {
  52. function -= 1;
  53. function &= 1;
  54. function <<= S3C2410_GPIO_OFFSET(pin);
  55. } else {
  56. function &= 3;
  57. function <<= S3C2410_GPIO_OFFSET(pin)*2;
  58. }
  59. }
  60. /* modify the specified register wwith IRQs off */
  61. local_irq_save(flags);
  62. con = __raw_readl(base + 0x00);
  63. con &= ~mask;
  64. con |= function;
  65. __raw_writel(con, base + 0x00);
  66. local_irq_restore(flags);
  67. }
  68. EXPORT_SYMBOL(s3c2410_gpio_cfgpin);
  69. unsigned int s3c2410_gpio_getcfg(unsigned int pin)
  70. {
  71. void __iomem *base = S3C24XX_GPIO_BASE(pin);
  72. unsigned long val = __raw_readl(base);
  73. if (pin < S3C2410_GPIO_BANKB) {
  74. val >>= S3C2410_GPIO_OFFSET(pin);
  75. val &= 1;
  76. val += 1;
  77. } else {
  78. val >>= S3C2410_GPIO_OFFSET(pin)*2;
  79. val &= 3;
  80. }
  81. return val | S3C2410_GPIO_INPUT;
  82. }
  83. EXPORT_SYMBOL(s3c2410_gpio_getcfg);
  84. void s3c2410_gpio_pullup(unsigned int pin, unsigned int to)
  85. {
  86. void __iomem *base = S3C24XX_GPIO_BASE(pin);
  87. unsigned long offs = S3C2410_GPIO_OFFSET(pin);
  88. unsigned long flags;
  89. unsigned long up;
  90. if (pin < S3C2410_GPIO_BANKB)
  91. return;
  92. local_irq_save(flags);
  93. up = __raw_readl(base + 0x08);
  94. up &= ~(1L << offs);
  95. up |= to << offs;
  96. __raw_writel(up, base + 0x08);
  97. local_irq_restore(flags);
  98. }
  99. EXPORT_SYMBOL(s3c2410_gpio_pullup);
  100. void s3c2410_gpio_setpin(unsigned int pin, unsigned int to)
  101. {
  102. void __iomem *base = S3C24XX_GPIO_BASE(pin);
  103. unsigned long offs = S3C2410_GPIO_OFFSET(pin);
  104. unsigned long flags;
  105. unsigned long dat;
  106. local_irq_save(flags);
  107. dat = __raw_readl(base + 0x04);
  108. dat &= ~(1 << offs);
  109. dat |= to << offs;
  110. __raw_writel(dat, base + 0x04);
  111. local_irq_restore(flags);
  112. }
  113. EXPORT_SYMBOL(s3c2410_gpio_setpin);
  114. unsigned int s3c2410_gpio_getpin(unsigned int pin)
  115. {
  116. void __iomem *base = S3C24XX_GPIO_BASE(pin);
  117. unsigned long offs = S3C2410_GPIO_OFFSET(pin);
  118. return __raw_readl(base + 0x04) & (1<< offs);
  119. }
  120. EXPORT_SYMBOL(s3c2410_gpio_getpin);
  121. unsigned int s3c2410_modify_misccr(unsigned int clear, unsigned int change)
  122. {
  123. unsigned long flags;
  124. unsigned long misccr;
  125. local_irq_save(flags);
  126. misccr = __raw_readl(S3C24XX_MISCCR);
  127. misccr &= ~clear;
  128. misccr ^= change;
  129. __raw_writel(misccr, S3C24XX_MISCCR);
  130. local_irq_restore(flags);
  131. return misccr;
  132. }
  133. EXPORT_SYMBOL(s3c2410_modify_misccr);
  134. int s3c2410_gpio_getirq(unsigned int pin)
  135. {
  136. if (pin < S3C2410_GPF0 || pin > S3C2410_GPG15)
  137. return -1; /* not valid interrupts */
  138. if (pin < S3C2410_GPG0 && pin > S3C2410_GPF7)
  139. return -1; /* not valid pin */
  140. if (pin < S3C2410_GPF4)
  141. return (pin - S3C2410_GPF0) + IRQ_EINT0;
  142. if (pin < S3C2410_GPG0)
  143. return (pin - S3C2410_GPF4) + IRQ_EINT4;
  144. return (pin - S3C2410_GPG0) + IRQ_EINT8;
  145. }
  146. EXPORT_SYMBOL(s3c2410_gpio_getirq);