arcmsr_hba.c 100 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184
  1. /*
  2. *******************************************************************************
  3. ** O.S : Linux
  4. ** FILE NAME : arcmsr_hba.c
  5. ** BY : Erich Chen
  6. ** Description: SCSI RAID Device Driver for
  7. ** ARECA RAID Host adapter
  8. *******************************************************************************
  9. ** Copyright (C) 2002 - 2005, Areca Technology Corporation All rights reserved
  10. **
  11. ** Web site: www.areca.com.tw
  12. ** E-mail: support@areca.com.tw
  13. **
  14. ** This program is free software; you can redistribute it and/or modify
  15. ** it under the terms of the GNU General Public License version 2 as
  16. ** published by the Free Software Foundation.
  17. ** This program is distributed in the hope that it will be useful,
  18. ** but WITHOUT ANY WARRANTY; without even the implied warranty of
  19. ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  20. ** GNU General Public License for more details.
  21. *******************************************************************************
  22. ** Redistribution and use in source and binary forms, with or without
  23. ** modification, are permitted provided that the following conditions
  24. ** are met:
  25. ** 1. Redistributions of source code must retain the above copyright
  26. ** notice, this list of conditions and the following disclaimer.
  27. ** 2. Redistributions in binary form must reproduce the above copyright
  28. ** notice, this list of conditions and the following disclaimer in the
  29. ** documentation and/or other materials provided with the distribution.
  30. ** 3. The name of the author may not be used to endorse or promote products
  31. ** derived from this software without specific prior written permission.
  32. **
  33. ** THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
  34. ** IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
  35. ** OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  36. ** IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  37. ** INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES(INCLUDING,BUT
  38. ** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  39. ** DATA, OR PROFITS; OR BUSINESS INTERRUPTION)HOWEVER CAUSED AND ON ANY
  40. ** THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  41. ** (INCLUDING NEGLIGENCE OR OTHERWISE)ARISING IN ANY WAY OUT OF THE USE OF
  42. ** THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  43. *******************************************************************************
  44. ** For history of changes, see Documentation/scsi/ChangeLog.arcmsr
  45. ** Firmware Specification, see Documentation/scsi/arcmsr_spec.txt
  46. *******************************************************************************
  47. */
  48. #include <linux/module.h>
  49. #include <linux/reboot.h>
  50. #include <linux/spinlock.h>
  51. #include <linux/pci_ids.h>
  52. #include <linux/interrupt.h>
  53. #include <linux/moduleparam.h>
  54. #include <linux/errno.h>
  55. #include <linux/types.h>
  56. #include <linux/delay.h>
  57. #include <linux/dma-mapping.h>
  58. #include <linux/timer.h>
  59. #include <linux/slab.h>
  60. #include <linux/pci.h>
  61. #include <linux/aer.h>
  62. #include <asm/dma.h>
  63. #include <asm/io.h>
  64. #include <asm/system.h>
  65. #include <asm/uaccess.h>
  66. #include <scsi/scsi_host.h>
  67. #include <scsi/scsi.h>
  68. #include <scsi/scsi_cmnd.h>
  69. #include <scsi/scsi_tcq.h>
  70. #include <scsi/scsi_device.h>
  71. #include <scsi/scsi_transport.h>
  72. #include <scsi/scsicam.h>
  73. #include "arcmsr.h"
  74. MODULE_AUTHOR("Nick Cheng <support@areca.com.tw>");
  75. MODULE_DESCRIPTION("ARECA (ARC11xx/12xx/16xx/1880) SATA/SAS RAID Host Bus Adapter");
  76. MODULE_LICENSE("Dual BSD/GPL");
  77. MODULE_VERSION(ARCMSR_DRIVER_VERSION);
  78. static int sleeptime = 10;
  79. static int retrycount = 30;
  80. wait_queue_head_t wait_q;
  81. static int arcmsr_iop_message_xfer(struct AdapterControlBlock *acb,
  82. struct scsi_cmnd *cmd);
  83. static int arcmsr_iop_confirm(struct AdapterControlBlock *acb);
  84. static int arcmsr_abort(struct scsi_cmnd *);
  85. static int arcmsr_bus_reset(struct scsi_cmnd *);
  86. static int arcmsr_bios_param(struct scsi_device *sdev,
  87. struct block_device *bdev, sector_t capacity, int *info);
  88. static int arcmsr_queue_command(struct Scsi_Host *h, struct scsi_cmnd *cmd);
  89. static int arcmsr_probe(struct pci_dev *pdev,
  90. const struct pci_device_id *id);
  91. static void arcmsr_remove(struct pci_dev *pdev);
  92. static void arcmsr_shutdown(struct pci_dev *pdev);
  93. static void arcmsr_iop_init(struct AdapterControlBlock *acb);
  94. static void arcmsr_free_ccb_pool(struct AdapterControlBlock *acb);
  95. static u32 arcmsr_disable_outbound_ints(struct AdapterControlBlock *acb);
  96. static void arcmsr_stop_adapter_bgrb(struct AdapterControlBlock *acb);
  97. static void arcmsr_flush_hba_cache(struct AdapterControlBlock *acb);
  98. static void arcmsr_flush_hbb_cache(struct AdapterControlBlock *acb);
  99. static void arcmsr_request_device_map(unsigned long pacb);
  100. static void arcmsr_request_hba_device_map(struct AdapterControlBlock *acb);
  101. static void arcmsr_request_hbb_device_map(struct AdapterControlBlock *acb);
  102. static void arcmsr_request_hbc_device_map(struct AdapterControlBlock *acb);
  103. static void arcmsr_message_isr_bh_fn(struct work_struct *work);
  104. static bool arcmsr_get_firmware_spec(struct AdapterControlBlock *acb);
  105. static void arcmsr_start_adapter_bgrb(struct AdapterControlBlock *acb);
  106. static void arcmsr_hbc_message_isr(struct AdapterControlBlock *pACB);
  107. static void arcmsr_hardware_reset(struct AdapterControlBlock *acb);
  108. static const char *arcmsr_info(struct Scsi_Host *);
  109. static irqreturn_t arcmsr_interrupt(struct AdapterControlBlock *acb);
  110. static int arcmsr_adjust_disk_queue_depth(struct scsi_device *sdev,
  111. int queue_depth, int reason)
  112. {
  113. if (reason != SCSI_QDEPTH_DEFAULT)
  114. return -EOPNOTSUPP;
  115. if (queue_depth > ARCMSR_MAX_CMD_PERLUN)
  116. queue_depth = ARCMSR_MAX_CMD_PERLUN;
  117. scsi_adjust_queue_depth(sdev, MSG_ORDERED_TAG, queue_depth);
  118. return queue_depth;
  119. }
  120. static struct scsi_host_template arcmsr_scsi_host_template = {
  121. .module = THIS_MODULE,
  122. .name = "ARCMSR ARECA SATA/SAS RAID Controller"
  123. ARCMSR_DRIVER_VERSION,
  124. .info = arcmsr_info,
  125. .queuecommand = arcmsr_queue_command,
  126. .eh_abort_handler = arcmsr_abort,
  127. .eh_bus_reset_handler = arcmsr_bus_reset,
  128. .bios_param = arcmsr_bios_param,
  129. .change_queue_depth = arcmsr_adjust_disk_queue_depth,
  130. .can_queue = ARCMSR_MAX_FREECCB_NUM,
  131. .this_id = ARCMSR_SCSI_INITIATOR_ID,
  132. .sg_tablesize = ARCMSR_DEFAULT_SG_ENTRIES,
  133. .max_sectors = ARCMSR_MAX_XFER_SECTORS_C,
  134. .cmd_per_lun = ARCMSR_MAX_CMD_PERLUN,
  135. .use_clustering = ENABLE_CLUSTERING,
  136. .shost_attrs = arcmsr_host_attrs,
  137. };
  138. static struct pci_device_id arcmsr_device_id_table[] = {
  139. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1110)},
  140. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1120)},
  141. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1130)},
  142. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1160)},
  143. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1170)},
  144. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1200)},
  145. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1201)},
  146. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1202)},
  147. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1210)},
  148. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1220)},
  149. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1230)},
  150. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1260)},
  151. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1270)},
  152. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1280)},
  153. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1380)},
  154. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1381)},
  155. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1680)},
  156. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1681)},
  157. {PCI_DEVICE(PCI_VENDOR_ID_ARECA, PCI_DEVICE_ID_ARECA_1880)},
  158. {0, 0}, /* Terminating entry */
  159. };
  160. MODULE_DEVICE_TABLE(pci, arcmsr_device_id_table);
  161. static struct pci_driver arcmsr_pci_driver = {
  162. .name = "arcmsr",
  163. .id_table = arcmsr_device_id_table,
  164. .probe = arcmsr_probe,
  165. .remove = arcmsr_remove,
  166. .shutdown = arcmsr_shutdown,
  167. };
  168. /*
  169. ****************************************************************************
  170. ****************************************************************************
  171. */
  172. int arcmsr_sleep_for_bus_reset(struct scsi_cmnd *cmd)
  173. {
  174. struct Scsi_Host *shost = NULL;
  175. int i, isleep;
  176. shost = cmd->device->host;
  177. isleep = sleeptime / 10;
  178. if (isleep > 0) {
  179. for (i = 0; i < isleep; i++) {
  180. msleep(10000);
  181. }
  182. }
  183. isleep = sleeptime % 10;
  184. if (isleep > 0) {
  185. msleep(isleep*1000);
  186. }
  187. printk(KERN_NOTICE "wake-up\n");
  188. return 0;
  189. }
  190. static void arcmsr_free_hbb_mu(struct AdapterControlBlock *acb)
  191. {
  192. switch (acb->adapter_type) {
  193. case ACB_ADAPTER_TYPE_A:
  194. case ACB_ADAPTER_TYPE_C:
  195. break;
  196. case ACB_ADAPTER_TYPE_B:{
  197. dma_free_coherent(&acb->pdev->dev,
  198. sizeof(struct MessageUnit_B),
  199. acb->pmuB, acb->dma_coherent_handle_hbb_mu);
  200. }
  201. }
  202. }
  203. static bool arcmsr_remap_pciregion(struct AdapterControlBlock *acb)
  204. {
  205. struct pci_dev *pdev = acb->pdev;
  206. switch (acb->adapter_type){
  207. case ACB_ADAPTER_TYPE_A:{
  208. acb->pmuA = ioremap(pci_resource_start(pdev,0), pci_resource_len(pdev,0));
  209. if (!acb->pmuA) {
  210. printk(KERN_NOTICE "arcmsr%d: memory mapping region fail \n", acb->host->host_no);
  211. return false;
  212. }
  213. break;
  214. }
  215. case ACB_ADAPTER_TYPE_B:{
  216. void __iomem *mem_base0, *mem_base1;
  217. mem_base0 = ioremap(pci_resource_start(pdev, 0), pci_resource_len(pdev, 0));
  218. if (!mem_base0) {
  219. printk(KERN_NOTICE "arcmsr%d: memory mapping region fail \n", acb->host->host_no);
  220. return false;
  221. }
  222. mem_base1 = ioremap(pci_resource_start(pdev, 2), pci_resource_len(pdev, 2));
  223. if (!mem_base1) {
  224. iounmap(mem_base0);
  225. printk(KERN_NOTICE "arcmsr%d: memory mapping region fail \n", acb->host->host_no);
  226. return false;
  227. }
  228. acb->mem_base0 = mem_base0;
  229. acb->mem_base1 = mem_base1;
  230. break;
  231. }
  232. case ACB_ADAPTER_TYPE_C:{
  233. acb->pmuC = ioremap_nocache(pci_resource_start(pdev, 1), pci_resource_len(pdev, 1));
  234. if (!acb->pmuC) {
  235. printk(KERN_NOTICE "arcmsr%d: memory mapping region fail \n", acb->host->host_no);
  236. return false;
  237. }
  238. if (readl(&acb->pmuC->outbound_doorbell) & ARCMSR_HBCMU_IOP2DRV_MESSAGE_CMD_DONE) {
  239. writel(ARCMSR_HBCMU_IOP2DRV_MESSAGE_CMD_DONE_DOORBELL_CLEAR, &acb->pmuC->outbound_doorbell_clear);/*clear interrupt*/
  240. return true;
  241. }
  242. break;
  243. }
  244. }
  245. return true;
  246. }
  247. static void arcmsr_unmap_pciregion(struct AdapterControlBlock *acb)
  248. {
  249. switch (acb->adapter_type) {
  250. case ACB_ADAPTER_TYPE_A:{
  251. iounmap(acb->pmuA);
  252. }
  253. break;
  254. case ACB_ADAPTER_TYPE_B:{
  255. iounmap(acb->mem_base0);
  256. iounmap(acb->mem_base1);
  257. }
  258. break;
  259. case ACB_ADAPTER_TYPE_C:{
  260. iounmap(acb->pmuC);
  261. }
  262. }
  263. }
  264. static irqreturn_t arcmsr_do_interrupt(int irq, void *dev_id)
  265. {
  266. irqreturn_t handle_state;
  267. struct AdapterControlBlock *acb = dev_id;
  268. handle_state = arcmsr_interrupt(acb);
  269. return handle_state;
  270. }
  271. static int arcmsr_bios_param(struct scsi_device *sdev,
  272. struct block_device *bdev, sector_t capacity, int *geom)
  273. {
  274. int ret, heads, sectors, cylinders, total_capacity;
  275. unsigned char *buffer;/* return copy of block device's partition table */
  276. buffer = scsi_bios_ptable(bdev);
  277. if (buffer) {
  278. ret = scsi_partsize(buffer, capacity, &geom[2], &geom[0], &geom[1]);
  279. kfree(buffer);
  280. if (ret != -1)
  281. return ret;
  282. }
  283. total_capacity = capacity;
  284. heads = 64;
  285. sectors = 32;
  286. cylinders = total_capacity / (heads * sectors);
  287. if (cylinders > 1024) {
  288. heads = 255;
  289. sectors = 63;
  290. cylinders = total_capacity / (heads * sectors);
  291. }
  292. geom[0] = heads;
  293. geom[1] = sectors;
  294. geom[2] = cylinders;
  295. return 0;
  296. }
  297. static void arcmsr_define_adapter_type(struct AdapterControlBlock *acb)
  298. {
  299. struct pci_dev *pdev = acb->pdev;
  300. u16 dev_id;
  301. pci_read_config_word(pdev, PCI_DEVICE_ID, &dev_id);
  302. acb->dev_id = dev_id;
  303. switch (dev_id) {
  304. case 0x1880: {
  305. acb->adapter_type = ACB_ADAPTER_TYPE_C;
  306. }
  307. break;
  308. case 0x1201: {
  309. acb->adapter_type = ACB_ADAPTER_TYPE_B;
  310. }
  311. break;
  312. default: acb->adapter_type = ACB_ADAPTER_TYPE_A;
  313. }
  314. }
  315. static uint8_t arcmsr_hba_wait_msgint_ready(struct AdapterControlBlock *acb)
  316. {
  317. struct MessageUnit_A __iomem *reg = acb->pmuA;
  318. uint32_t Index;
  319. uint8_t Retries = 0x00;
  320. do {
  321. for (Index = 0; Index < 100; Index++) {
  322. if (readl(&reg->outbound_intstatus) &
  323. ARCMSR_MU_OUTBOUND_MESSAGE0_INT) {
  324. writel(ARCMSR_MU_OUTBOUND_MESSAGE0_INT,
  325. &reg->outbound_intstatus);
  326. return true;
  327. }
  328. msleep(10);
  329. }/*max 1 seconds*/
  330. } while (Retries++ < 20);/*max 20 sec*/
  331. return false;
  332. }
  333. static uint8_t arcmsr_hbb_wait_msgint_ready(struct AdapterControlBlock *acb)
  334. {
  335. struct MessageUnit_B *reg = acb->pmuB;
  336. uint32_t Index;
  337. uint8_t Retries = 0x00;
  338. do {
  339. for (Index = 0; Index < 100; Index++) {
  340. if (readl(reg->iop2drv_doorbell)
  341. & ARCMSR_IOP2DRV_MESSAGE_CMD_DONE) {
  342. writel(ARCMSR_MESSAGE_INT_CLEAR_PATTERN
  343. , reg->iop2drv_doorbell);
  344. writel(ARCMSR_DRV2IOP_END_OF_INTERRUPT, reg->drv2iop_doorbell);
  345. return true;
  346. }
  347. msleep(10);
  348. }/*max 1 seconds*/
  349. } while (Retries++ < 20);/*max 20 sec*/
  350. return false;
  351. }
  352. static uint8_t arcmsr_hbc_wait_msgint_ready(struct AdapterControlBlock *pACB)
  353. {
  354. struct MessageUnit_C *phbcmu = (struct MessageUnit_C *)pACB->pmuC;
  355. unsigned char Retries = 0x00;
  356. uint32_t Index;
  357. do {
  358. for (Index = 0; Index < 100; Index++) {
  359. if (readl(&phbcmu->outbound_doorbell) & ARCMSR_HBCMU_IOP2DRV_MESSAGE_CMD_DONE) {
  360. writel(ARCMSR_HBCMU_IOP2DRV_MESSAGE_CMD_DONE_DOORBELL_CLEAR, &phbcmu->outbound_doorbell_clear);/*clear interrupt*/
  361. return true;
  362. }
  363. /* one us delay */
  364. msleep(10);
  365. } /*max 1 seconds*/
  366. } while (Retries++ < 20); /*max 20 sec*/
  367. return false;
  368. }
  369. static void arcmsr_flush_hba_cache(struct AdapterControlBlock *acb)
  370. {
  371. struct MessageUnit_A __iomem *reg = acb->pmuA;
  372. int retry_count = 30;
  373. writel(ARCMSR_INBOUND_MESG0_FLUSH_CACHE, &reg->inbound_msgaddr0);
  374. do {
  375. if (arcmsr_hba_wait_msgint_ready(acb))
  376. break;
  377. else {
  378. retry_count--;
  379. printk(KERN_NOTICE "arcmsr%d: wait 'flush adapter cache' \
  380. timeout, retry count down = %d \n", acb->host->host_no, retry_count);
  381. }
  382. } while (retry_count != 0);
  383. }
  384. static void arcmsr_flush_hbb_cache(struct AdapterControlBlock *acb)
  385. {
  386. struct MessageUnit_B *reg = acb->pmuB;
  387. int retry_count = 30;
  388. writel(ARCMSR_MESSAGE_FLUSH_CACHE, reg->drv2iop_doorbell);
  389. do {
  390. if (arcmsr_hbb_wait_msgint_ready(acb))
  391. break;
  392. else {
  393. retry_count--;
  394. printk(KERN_NOTICE "arcmsr%d: wait 'flush adapter cache' \
  395. timeout,retry count down = %d \n", acb->host->host_no, retry_count);
  396. }
  397. } while (retry_count != 0);
  398. }
  399. static void arcmsr_flush_hbc_cache(struct AdapterControlBlock *pACB)
  400. {
  401. struct MessageUnit_C *reg = (struct MessageUnit_C *)pACB->pmuC;
  402. int retry_count = 30;/* enlarge wait flush adapter cache time: 10 minute */
  403. writel(ARCMSR_INBOUND_MESG0_FLUSH_CACHE, &reg->inbound_msgaddr0);
  404. writel(ARCMSR_HBCMU_DRV2IOP_MESSAGE_CMD_DONE, &reg->inbound_doorbell);
  405. do {
  406. if (arcmsr_hbc_wait_msgint_ready(pACB)) {
  407. break;
  408. } else {
  409. retry_count--;
  410. printk(KERN_NOTICE "arcmsr%d: wait 'flush adapter cache' \
  411. timeout,retry count down = %d \n", pACB->host->host_no, retry_count);
  412. }
  413. } while (retry_count != 0);
  414. return;
  415. }
  416. static void arcmsr_flush_adapter_cache(struct AdapterControlBlock *acb)
  417. {
  418. switch (acb->adapter_type) {
  419. case ACB_ADAPTER_TYPE_A: {
  420. arcmsr_flush_hba_cache(acb);
  421. }
  422. break;
  423. case ACB_ADAPTER_TYPE_B: {
  424. arcmsr_flush_hbb_cache(acb);
  425. }
  426. break;
  427. case ACB_ADAPTER_TYPE_C: {
  428. arcmsr_flush_hbc_cache(acb);
  429. }
  430. }
  431. }
  432. static int arcmsr_alloc_ccb_pool(struct AdapterControlBlock *acb)
  433. {
  434. struct pci_dev *pdev = acb->pdev;
  435. void *dma_coherent;
  436. dma_addr_t dma_coherent_handle;
  437. struct CommandControlBlock *ccb_tmp;
  438. int i = 0, j = 0;
  439. dma_addr_t cdb_phyaddr;
  440. unsigned long roundup_ccbsize = 0, offset;
  441. unsigned long max_xfer_len;
  442. unsigned long max_sg_entrys;
  443. uint32_t firm_config_version;
  444. for (i = 0; i < ARCMSR_MAX_TARGETID; i++)
  445. for (j = 0; j < ARCMSR_MAX_TARGETLUN; j++)
  446. acb->devstate[i][j] = ARECA_RAID_GONE;
  447. max_xfer_len = ARCMSR_MAX_XFER_LEN;
  448. max_sg_entrys = ARCMSR_DEFAULT_SG_ENTRIES;
  449. firm_config_version = acb->firm_cfg_version;
  450. if((firm_config_version & 0xFF) >= 3){
  451. max_xfer_len = (ARCMSR_CDB_SG_PAGE_LENGTH << ((firm_config_version >> 8) & 0xFF)) * 1024;/* max 4M byte */
  452. max_sg_entrys = (max_xfer_len/4096);
  453. }
  454. acb->host->max_sectors = max_xfer_len/512;
  455. acb->host->sg_tablesize = max_sg_entrys;
  456. roundup_ccbsize = roundup(sizeof(struct CommandControlBlock) + (max_sg_entrys - 1) * sizeof(struct SG64ENTRY), 32);
  457. acb->uncache_size = roundup_ccbsize * ARCMSR_MAX_FREECCB_NUM + 32;
  458. dma_coherent = dma_alloc_coherent(&pdev->dev, acb->uncache_size, &dma_coherent_handle, GFP_KERNEL);
  459. if(!dma_coherent){
  460. printk(KERN_NOTICE "arcmsr%d: dma_alloc_coherent got error \n", acb->host->host_no);
  461. return -ENOMEM;
  462. }
  463. acb->dma_coherent = dma_coherent;
  464. acb->dma_coherent_handle = dma_coherent_handle;
  465. memset(dma_coherent, 0, acb->uncache_size);
  466. offset = roundup((unsigned long)dma_coherent, 32) - (unsigned long)dma_coherent;
  467. dma_coherent_handle = dma_coherent_handle + offset;
  468. dma_coherent = (struct CommandControlBlock *)dma_coherent + offset;
  469. ccb_tmp = dma_coherent;
  470. acb->vir2phy_offset = (unsigned long)dma_coherent - (unsigned long)dma_coherent_handle;
  471. for(i = 0; i < ARCMSR_MAX_FREECCB_NUM; i++){
  472. cdb_phyaddr = dma_coherent_handle + offsetof(struct CommandControlBlock, arcmsr_cdb);
  473. ccb_tmp->cdb_phyaddr_pattern = ((acb->adapter_type == ACB_ADAPTER_TYPE_C) ? cdb_phyaddr : (cdb_phyaddr >> 5));
  474. acb->pccb_pool[i] = ccb_tmp;
  475. ccb_tmp->acb = acb;
  476. INIT_LIST_HEAD(&ccb_tmp->list);
  477. list_add_tail(&ccb_tmp->list, &acb->ccb_free_list);
  478. ccb_tmp = (struct CommandControlBlock *)((unsigned long)ccb_tmp + roundup_ccbsize);
  479. dma_coherent_handle = dma_coherent_handle + roundup_ccbsize;
  480. }
  481. return 0;
  482. }
  483. static void arcmsr_message_isr_bh_fn(struct work_struct *work)
  484. {
  485. struct AdapterControlBlock *acb = container_of(work,struct AdapterControlBlock, arcmsr_do_message_isr_bh);
  486. switch (acb->adapter_type) {
  487. case ACB_ADAPTER_TYPE_A: {
  488. struct MessageUnit_A __iomem *reg = acb->pmuA;
  489. char *acb_dev_map = (char *)acb->device_map;
  490. uint32_t __iomem *signature = (uint32_t __iomem*) (&reg->message_rwbuffer[0]);
  491. char __iomem *devicemap = (char __iomem*) (&reg->message_rwbuffer[21]);
  492. int target, lun;
  493. struct scsi_device *psdev;
  494. char diff;
  495. atomic_inc(&acb->rq_map_token);
  496. if (readl(signature) == ARCMSR_SIGNATURE_GET_CONFIG) {
  497. for(target = 0; target < ARCMSR_MAX_TARGETID -1; target++) {
  498. diff = (*acb_dev_map)^readb(devicemap);
  499. if (diff != 0) {
  500. char temp;
  501. *acb_dev_map = readb(devicemap);
  502. temp =*acb_dev_map;
  503. for(lun = 0; lun < ARCMSR_MAX_TARGETLUN; lun++) {
  504. if((temp & 0x01)==1 && (diff & 0x01) == 1) {
  505. scsi_add_device(acb->host, 0, target, lun);
  506. }else if((temp & 0x01) == 0 && (diff & 0x01) == 1) {
  507. psdev = scsi_device_lookup(acb->host, 0, target, lun);
  508. if (psdev != NULL ) {
  509. scsi_remove_device(psdev);
  510. scsi_device_put(psdev);
  511. }
  512. }
  513. temp >>= 1;
  514. diff >>= 1;
  515. }
  516. }
  517. devicemap++;
  518. acb_dev_map++;
  519. }
  520. }
  521. break;
  522. }
  523. case ACB_ADAPTER_TYPE_B: {
  524. struct MessageUnit_B *reg = acb->pmuB;
  525. char *acb_dev_map = (char *)acb->device_map;
  526. uint32_t __iomem *signature = (uint32_t __iomem*)(&reg->message_rwbuffer[0]);
  527. char __iomem *devicemap = (char __iomem*)(&reg->message_rwbuffer[21]);
  528. int target, lun;
  529. struct scsi_device *psdev;
  530. char diff;
  531. atomic_inc(&acb->rq_map_token);
  532. if (readl(signature) == ARCMSR_SIGNATURE_GET_CONFIG) {
  533. for(target = 0; target < ARCMSR_MAX_TARGETID -1; target++) {
  534. diff = (*acb_dev_map)^readb(devicemap);
  535. if (diff != 0) {
  536. char temp;
  537. *acb_dev_map = readb(devicemap);
  538. temp =*acb_dev_map;
  539. for(lun = 0; lun < ARCMSR_MAX_TARGETLUN; lun++) {
  540. if((temp & 0x01)==1 && (diff & 0x01) == 1) {
  541. scsi_add_device(acb->host, 0, target, lun);
  542. }else if((temp & 0x01) == 0 && (diff & 0x01) == 1) {
  543. psdev = scsi_device_lookup(acb->host, 0, target, lun);
  544. if (psdev != NULL ) {
  545. scsi_remove_device(psdev);
  546. scsi_device_put(psdev);
  547. }
  548. }
  549. temp >>= 1;
  550. diff >>= 1;
  551. }
  552. }
  553. devicemap++;
  554. acb_dev_map++;
  555. }
  556. }
  557. }
  558. break;
  559. case ACB_ADAPTER_TYPE_C: {
  560. struct MessageUnit_C *reg = acb->pmuC;
  561. char *acb_dev_map = (char *)acb->device_map;
  562. uint32_t __iomem *signature = (uint32_t __iomem *)(&reg->msgcode_rwbuffer[0]);
  563. char __iomem *devicemap = (char __iomem *)(&reg->msgcode_rwbuffer[21]);
  564. int target, lun;
  565. struct scsi_device *psdev;
  566. char diff;
  567. atomic_inc(&acb->rq_map_token);
  568. if (readl(signature) == ARCMSR_SIGNATURE_GET_CONFIG) {
  569. for (target = 0; target < ARCMSR_MAX_TARGETID - 1; target++) {
  570. diff = (*acb_dev_map)^readb(devicemap);
  571. if (diff != 0) {
  572. char temp;
  573. *acb_dev_map = readb(devicemap);
  574. temp = *acb_dev_map;
  575. for (lun = 0; lun < ARCMSR_MAX_TARGETLUN; lun++) {
  576. if ((temp & 0x01) == 1 && (diff & 0x01) == 1) {
  577. scsi_add_device(acb->host, 0, target, lun);
  578. } else if ((temp & 0x01) == 0 && (diff & 0x01) == 1) {
  579. psdev = scsi_device_lookup(acb->host, 0, target, lun);
  580. if (psdev != NULL) {
  581. scsi_remove_device(psdev);
  582. scsi_device_put(psdev);
  583. }
  584. }
  585. temp >>= 1;
  586. diff >>= 1;
  587. }
  588. }
  589. devicemap++;
  590. acb_dev_map++;
  591. }
  592. }
  593. }
  594. }
  595. }
  596. static int arcmsr_probe(struct pci_dev *pdev, const struct pci_device_id *id)
  597. {
  598. struct Scsi_Host *host;
  599. struct AdapterControlBlock *acb;
  600. uint8_t bus,dev_fun;
  601. int error;
  602. error = pci_enable_device(pdev);
  603. if(error){
  604. return -ENODEV;
  605. }
  606. host = scsi_host_alloc(&arcmsr_scsi_host_template, sizeof(struct AdapterControlBlock));
  607. if(!host){
  608. goto pci_disable_dev;
  609. }
  610. error = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
  611. if(error){
  612. error = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  613. if(error){
  614. printk(KERN_WARNING
  615. "scsi%d: No suitable DMA mask available\n",
  616. host->host_no);
  617. goto scsi_host_release;
  618. }
  619. }
  620. init_waitqueue_head(&wait_q);
  621. bus = pdev->bus->number;
  622. dev_fun = pdev->devfn;
  623. acb = (struct AdapterControlBlock *) host->hostdata;
  624. memset(acb,0,sizeof(struct AdapterControlBlock));
  625. acb->pdev = pdev;
  626. acb->host = host;
  627. host->max_lun = ARCMSR_MAX_TARGETLUN;
  628. host->max_id = ARCMSR_MAX_TARGETID; /*16:8*/
  629. host->max_cmd_len = 16; /*this is issue of 64bit LBA ,over 2T byte*/
  630. host->can_queue = ARCMSR_MAX_FREECCB_NUM; /* max simultaneous cmds */
  631. host->cmd_per_lun = ARCMSR_MAX_CMD_PERLUN;
  632. host->this_id = ARCMSR_SCSI_INITIATOR_ID;
  633. host->unique_id = (bus << 8) | dev_fun;
  634. pci_set_drvdata(pdev, host);
  635. pci_set_master(pdev);
  636. error = pci_request_regions(pdev, "arcmsr");
  637. if(error){
  638. goto scsi_host_release;
  639. }
  640. spin_lock_init(&acb->eh_lock);
  641. spin_lock_init(&acb->ccblist_lock);
  642. acb->acb_flags |= (ACB_F_MESSAGE_WQBUFFER_CLEARED |
  643. ACB_F_MESSAGE_RQBUFFER_CLEARED |
  644. ACB_F_MESSAGE_WQBUFFER_READED);
  645. acb->acb_flags &= ~ACB_F_SCSISTOPADAPTER;
  646. INIT_LIST_HEAD(&acb->ccb_free_list);
  647. arcmsr_define_adapter_type(acb);
  648. error = arcmsr_remap_pciregion(acb);
  649. if(!error){
  650. goto pci_release_regs;
  651. }
  652. error = arcmsr_get_firmware_spec(acb);
  653. if(!error){
  654. goto unmap_pci_region;
  655. }
  656. error = arcmsr_alloc_ccb_pool(acb);
  657. if(error){
  658. goto free_hbb_mu;
  659. }
  660. arcmsr_iop_init(acb);
  661. error = scsi_add_host(host, &pdev->dev);
  662. if(error){
  663. goto RAID_controller_stop;
  664. }
  665. error = request_irq(pdev->irq, arcmsr_do_interrupt, IRQF_SHARED, "arcmsr", acb);
  666. if(error){
  667. goto scsi_host_remove;
  668. }
  669. host->irq = pdev->irq;
  670. scsi_scan_host(host);
  671. INIT_WORK(&acb->arcmsr_do_message_isr_bh, arcmsr_message_isr_bh_fn);
  672. atomic_set(&acb->rq_map_token, 16);
  673. atomic_set(&acb->ante_token_value, 16);
  674. acb->fw_flag = FW_NORMAL;
  675. init_timer(&acb->eternal_timer);
  676. acb->eternal_timer.expires = jiffies + msecs_to_jiffies(6 * HZ);
  677. acb->eternal_timer.data = (unsigned long) acb;
  678. acb->eternal_timer.function = &arcmsr_request_device_map;
  679. add_timer(&acb->eternal_timer);
  680. if(arcmsr_alloc_sysfs_attr(acb))
  681. goto out_free_sysfs;
  682. return 0;
  683. out_free_sysfs:
  684. scsi_host_remove:
  685. scsi_remove_host(host);
  686. RAID_controller_stop:
  687. arcmsr_stop_adapter_bgrb(acb);
  688. arcmsr_flush_adapter_cache(acb);
  689. arcmsr_free_ccb_pool(acb);
  690. free_hbb_mu:
  691. arcmsr_free_hbb_mu(acb);
  692. unmap_pci_region:
  693. arcmsr_unmap_pciregion(acb);
  694. pci_release_regs:
  695. pci_release_regions(pdev);
  696. scsi_host_release:
  697. scsi_host_put(host);
  698. pci_disable_dev:
  699. pci_disable_device(pdev);
  700. return -ENODEV;
  701. }
  702. static uint8_t arcmsr_abort_hba_allcmd(struct AdapterControlBlock *acb)
  703. {
  704. struct MessageUnit_A __iomem *reg = acb->pmuA;
  705. writel(ARCMSR_INBOUND_MESG0_ABORT_CMD, &reg->inbound_msgaddr0);
  706. if (!arcmsr_hba_wait_msgint_ready(acb)) {
  707. printk(KERN_NOTICE
  708. "arcmsr%d: wait 'abort all outstanding command' timeout \n"
  709. , acb->host->host_no);
  710. return false;
  711. }
  712. return true;
  713. }
  714. static uint8_t arcmsr_abort_hbb_allcmd(struct AdapterControlBlock *acb)
  715. {
  716. struct MessageUnit_B *reg = acb->pmuB;
  717. writel(ARCMSR_MESSAGE_ABORT_CMD, reg->drv2iop_doorbell);
  718. if (!arcmsr_hbb_wait_msgint_ready(acb)) {
  719. printk(KERN_NOTICE
  720. "arcmsr%d: wait 'abort all outstanding command' timeout \n"
  721. , acb->host->host_no);
  722. return false;
  723. }
  724. return true;
  725. }
  726. static uint8_t arcmsr_abort_hbc_allcmd(struct AdapterControlBlock *pACB)
  727. {
  728. struct MessageUnit_C *reg = (struct MessageUnit_C *)pACB->pmuC;
  729. writel(ARCMSR_INBOUND_MESG0_ABORT_CMD, &reg->inbound_msgaddr0);
  730. writel(ARCMSR_HBCMU_DRV2IOP_MESSAGE_CMD_DONE, &reg->inbound_doorbell);
  731. if (!arcmsr_hbc_wait_msgint_ready(pACB)) {
  732. printk(KERN_NOTICE
  733. "arcmsr%d: wait 'abort all outstanding command' timeout \n"
  734. , pACB->host->host_no);
  735. return false;
  736. }
  737. return true;
  738. }
  739. static uint8_t arcmsr_abort_allcmd(struct AdapterControlBlock *acb)
  740. {
  741. uint8_t rtnval = 0;
  742. switch (acb->adapter_type) {
  743. case ACB_ADAPTER_TYPE_A: {
  744. rtnval = arcmsr_abort_hba_allcmd(acb);
  745. }
  746. break;
  747. case ACB_ADAPTER_TYPE_B: {
  748. rtnval = arcmsr_abort_hbb_allcmd(acb);
  749. }
  750. break;
  751. case ACB_ADAPTER_TYPE_C: {
  752. rtnval = arcmsr_abort_hbc_allcmd(acb);
  753. }
  754. }
  755. return rtnval;
  756. }
  757. static bool arcmsr_hbb_enable_driver_mode(struct AdapterControlBlock *pacb)
  758. {
  759. struct MessageUnit_B *reg = pacb->pmuB;
  760. writel(ARCMSR_MESSAGE_START_DRIVER_MODE, reg->drv2iop_doorbell);
  761. if (!arcmsr_hbb_wait_msgint_ready(pacb)) {
  762. printk(KERN_ERR "arcmsr%d: can't set driver mode. \n", pacb->host->host_no);
  763. return false;
  764. }
  765. return true;
  766. }
  767. static void arcmsr_pci_unmap_dma(struct CommandControlBlock *ccb)
  768. {
  769. struct scsi_cmnd *pcmd = ccb->pcmd;
  770. scsi_dma_unmap(pcmd);
  771. }
  772. static void arcmsr_ccb_complete(struct CommandControlBlock *ccb)
  773. {
  774. struct AdapterControlBlock *acb = ccb->acb;
  775. struct scsi_cmnd *pcmd = ccb->pcmd;
  776. unsigned long flags;
  777. atomic_dec(&acb->ccboutstandingcount);
  778. arcmsr_pci_unmap_dma(ccb);
  779. ccb->startdone = ARCMSR_CCB_DONE;
  780. spin_lock_irqsave(&acb->ccblist_lock, flags);
  781. list_add_tail(&ccb->list, &acb->ccb_free_list);
  782. spin_unlock_irqrestore(&acb->ccblist_lock, flags);
  783. pcmd->scsi_done(pcmd);
  784. }
  785. static void arcmsr_report_sense_info(struct CommandControlBlock *ccb)
  786. {
  787. struct scsi_cmnd *pcmd = ccb->pcmd;
  788. struct SENSE_DATA *sensebuffer = (struct SENSE_DATA *)pcmd->sense_buffer;
  789. pcmd->result = DID_OK << 16;
  790. if (sensebuffer) {
  791. int sense_data_length =
  792. sizeof(struct SENSE_DATA) < SCSI_SENSE_BUFFERSIZE
  793. ? sizeof(struct SENSE_DATA) : SCSI_SENSE_BUFFERSIZE;
  794. memset(sensebuffer, 0, SCSI_SENSE_BUFFERSIZE);
  795. memcpy(sensebuffer, ccb->arcmsr_cdb.SenseData, sense_data_length);
  796. sensebuffer->ErrorCode = SCSI_SENSE_CURRENT_ERRORS;
  797. sensebuffer->Valid = 1;
  798. }
  799. }
  800. static u32 arcmsr_disable_outbound_ints(struct AdapterControlBlock *acb)
  801. {
  802. u32 orig_mask = 0;
  803. switch (acb->adapter_type) {
  804. case ACB_ADAPTER_TYPE_A : {
  805. struct MessageUnit_A __iomem *reg = acb->pmuA;
  806. orig_mask = readl(&reg->outbound_intmask);
  807. writel(orig_mask|ARCMSR_MU_OUTBOUND_ALL_INTMASKENABLE, \
  808. &reg->outbound_intmask);
  809. }
  810. break;
  811. case ACB_ADAPTER_TYPE_B : {
  812. struct MessageUnit_B *reg = acb->pmuB;
  813. orig_mask = readl(reg->iop2drv_doorbell_mask);
  814. writel(0, reg->iop2drv_doorbell_mask);
  815. }
  816. break;
  817. case ACB_ADAPTER_TYPE_C:{
  818. struct MessageUnit_C *reg = (struct MessageUnit_C *)acb->pmuC;
  819. /* disable all outbound interrupt */
  820. orig_mask = readl(&reg->host_int_mask); /* disable outbound message0 int */
  821. writel(orig_mask|ARCMSR_HBCMU_ALL_INTMASKENABLE, &reg->host_int_mask);
  822. }
  823. break;
  824. }
  825. return orig_mask;
  826. }
  827. static void arcmsr_report_ccb_state(struct AdapterControlBlock *acb,
  828. struct CommandControlBlock *ccb, bool error)
  829. {
  830. uint8_t id, lun;
  831. id = ccb->pcmd->device->id;
  832. lun = ccb->pcmd->device->lun;
  833. if (!error) {
  834. if (acb->devstate[id][lun] == ARECA_RAID_GONE)
  835. acb->devstate[id][lun] = ARECA_RAID_GOOD;
  836. ccb->pcmd->result = DID_OK << 16;
  837. arcmsr_ccb_complete(ccb);
  838. }else{
  839. switch (ccb->arcmsr_cdb.DeviceStatus) {
  840. case ARCMSR_DEV_SELECT_TIMEOUT: {
  841. acb->devstate[id][lun] = ARECA_RAID_GONE;
  842. ccb->pcmd->result = DID_NO_CONNECT << 16;
  843. arcmsr_ccb_complete(ccb);
  844. }
  845. break;
  846. case ARCMSR_DEV_ABORTED:
  847. case ARCMSR_DEV_INIT_FAIL: {
  848. acb->devstate[id][lun] = ARECA_RAID_GONE;
  849. ccb->pcmd->result = DID_BAD_TARGET << 16;
  850. arcmsr_ccb_complete(ccb);
  851. }
  852. break;
  853. case ARCMSR_DEV_CHECK_CONDITION: {
  854. acb->devstate[id][lun] = ARECA_RAID_GOOD;
  855. arcmsr_report_sense_info(ccb);
  856. arcmsr_ccb_complete(ccb);
  857. }
  858. break;
  859. default:
  860. printk(KERN_NOTICE
  861. "arcmsr%d: scsi id = %d lun = %d isr get command error done, \
  862. but got unknown DeviceStatus = 0x%x \n"
  863. , acb->host->host_no
  864. , id
  865. , lun
  866. , ccb->arcmsr_cdb.DeviceStatus);
  867. acb->devstate[id][lun] = ARECA_RAID_GONE;
  868. ccb->pcmd->result = DID_NO_CONNECT << 16;
  869. arcmsr_ccb_complete(ccb);
  870. break;
  871. }
  872. }
  873. }
  874. static void arcmsr_drain_donequeue(struct AdapterControlBlock *acb, struct CommandControlBlock *pCCB, bool error)
  875. {
  876. int id, lun;
  877. if ((pCCB->acb != acb) || (pCCB->startdone != ARCMSR_CCB_START)) {
  878. if (pCCB->startdone == ARCMSR_CCB_ABORTED) {
  879. struct scsi_cmnd *abortcmd = pCCB->pcmd;
  880. if (abortcmd) {
  881. id = abortcmd->device->id;
  882. lun = abortcmd->device->lun;
  883. abortcmd->result |= DID_ABORT << 16;
  884. arcmsr_ccb_complete(pCCB);
  885. printk(KERN_NOTICE "arcmsr%d: pCCB ='0x%p' isr got aborted command \n",
  886. acb->host->host_no, pCCB);
  887. }
  888. return;
  889. }
  890. printk(KERN_NOTICE "arcmsr%d: isr get an illegal ccb command \
  891. done acb = '0x%p'"
  892. "ccb = '0x%p' ccbacb = '0x%p' startdone = 0x%x"
  893. " ccboutstandingcount = %d \n"
  894. , acb->host->host_no
  895. , acb
  896. , pCCB
  897. , pCCB->acb
  898. , pCCB->startdone
  899. , atomic_read(&acb->ccboutstandingcount));
  900. return;
  901. }
  902. arcmsr_report_ccb_state(acb, pCCB, error);
  903. }
  904. static void arcmsr_done4abort_postqueue(struct AdapterControlBlock *acb)
  905. {
  906. int i = 0;
  907. uint32_t flag_ccb;
  908. struct ARCMSR_CDB *pARCMSR_CDB;
  909. bool error;
  910. struct CommandControlBlock *pCCB;
  911. switch (acb->adapter_type) {
  912. case ACB_ADAPTER_TYPE_A: {
  913. struct MessageUnit_A __iomem *reg = acb->pmuA;
  914. uint32_t outbound_intstatus;
  915. outbound_intstatus = readl(&reg->outbound_intstatus) &
  916. acb->outbound_int_enable;
  917. /*clear and abort all outbound posted Q*/
  918. writel(outbound_intstatus, &reg->outbound_intstatus);/*clear interrupt*/
  919. while(((flag_ccb = readl(&reg->outbound_queueport)) != 0xFFFFFFFF)
  920. && (i++ < ARCMSR_MAX_OUTSTANDING_CMD)) {
  921. pARCMSR_CDB = (struct ARCMSR_CDB *)(acb->vir2phy_offset + (flag_ccb << 5));/*frame must be 32 bytes aligned*/
  922. pCCB = container_of(pARCMSR_CDB, struct CommandControlBlock, arcmsr_cdb);
  923. error = (flag_ccb & ARCMSR_CCBREPLY_FLAG_ERROR_MODE0) ? true : false;
  924. arcmsr_drain_donequeue(acb, pCCB, error);
  925. }
  926. }
  927. break;
  928. case ACB_ADAPTER_TYPE_B: {
  929. struct MessageUnit_B *reg = acb->pmuB;
  930. /*clear all outbound posted Q*/
  931. writel(ARCMSR_DOORBELL_INT_CLEAR_PATTERN, &reg->iop2drv_doorbell); /* clear doorbell interrupt */
  932. for (i = 0; i < ARCMSR_MAX_HBB_POSTQUEUE; i++) {
  933. if ((flag_ccb = readl(&reg->done_qbuffer[i])) != 0) {
  934. writel(0, &reg->done_qbuffer[i]);
  935. pARCMSR_CDB = (struct ARCMSR_CDB *)(acb->vir2phy_offset+(flag_ccb << 5));/*frame must be 32 bytes aligned*/
  936. pCCB = container_of(pARCMSR_CDB, struct CommandControlBlock, arcmsr_cdb);
  937. error = (flag_ccb & ARCMSR_CCBREPLY_FLAG_ERROR_MODE0) ? true : false;
  938. arcmsr_drain_donequeue(acb, pCCB, error);
  939. }
  940. reg->post_qbuffer[i] = 0;
  941. }
  942. reg->doneq_index = 0;
  943. reg->postq_index = 0;
  944. }
  945. break;
  946. case ACB_ADAPTER_TYPE_C: {
  947. struct MessageUnit_C *reg = acb->pmuC;
  948. struct ARCMSR_CDB *pARCMSR_CDB;
  949. uint32_t flag_ccb, ccb_cdb_phy;
  950. bool error;
  951. struct CommandControlBlock *pCCB;
  952. while ((readl(&reg->host_int_status) & ARCMSR_HBCMU_OUTBOUND_POSTQUEUE_ISR) && (i++ < ARCMSR_MAX_OUTSTANDING_CMD)) {
  953. /*need to do*/
  954. flag_ccb = readl(&reg->outbound_queueport_low);
  955. ccb_cdb_phy = (flag_ccb & 0xFFFFFFF0);
  956. pARCMSR_CDB = (struct ARCMSR_CDB *)(acb->vir2phy_offset+ccb_cdb_phy);/*frame must be 32 bytes aligned*/
  957. pCCB = container_of(pARCMSR_CDB, struct CommandControlBlock, arcmsr_cdb);
  958. error = (flag_ccb & ARCMSR_CCBREPLY_FLAG_ERROR_MODE1) ? true : false;
  959. arcmsr_drain_donequeue(acb, pCCB, error);
  960. }
  961. }
  962. }
  963. }
  964. static void arcmsr_remove(struct pci_dev *pdev)
  965. {
  966. struct Scsi_Host *host = pci_get_drvdata(pdev);
  967. struct AdapterControlBlock *acb =
  968. (struct AdapterControlBlock *) host->hostdata;
  969. int poll_count = 0;
  970. arcmsr_free_sysfs_attr(acb);
  971. scsi_remove_host(host);
  972. flush_scheduled_work();
  973. del_timer_sync(&acb->eternal_timer);
  974. arcmsr_disable_outbound_ints(acb);
  975. arcmsr_stop_adapter_bgrb(acb);
  976. arcmsr_flush_adapter_cache(acb);
  977. acb->acb_flags |= ACB_F_SCSISTOPADAPTER;
  978. acb->acb_flags &= ~ACB_F_IOP_INITED;
  979. for (poll_count = 0; poll_count < ARCMSR_MAX_OUTSTANDING_CMD; poll_count++){
  980. if (!atomic_read(&acb->ccboutstandingcount))
  981. break;
  982. arcmsr_interrupt(acb);/* FIXME: need spinlock */
  983. msleep(25);
  984. }
  985. if (atomic_read(&acb->ccboutstandingcount)) {
  986. int i;
  987. arcmsr_abort_allcmd(acb);
  988. arcmsr_done4abort_postqueue(acb);
  989. for (i = 0; i < ARCMSR_MAX_FREECCB_NUM; i++) {
  990. struct CommandControlBlock *ccb = acb->pccb_pool[i];
  991. if (ccb->startdone == ARCMSR_CCB_START) {
  992. ccb->startdone = ARCMSR_CCB_ABORTED;
  993. ccb->pcmd->result = DID_ABORT << 16;
  994. arcmsr_ccb_complete(ccb);
  995. }
  996. }
  997. }
  998. free_irq(pdev->irq, acb);
  999. arcmsr_free_ccb_pool(acb);
  1000. arcmsr_free_hbb_mu(acb);
  1001. arcmsr_unmap_pciregion(acb);
  1002. pci_release_regions(pdev);
  1003. scsi_host_put(host);
  1004. pci_disable_device(pdev);
  1005. pci_set_drvdata(pdev, NULL);
  1006. }
  1007. static void arcmsr_shutdown(struct pci_dev *pdev)
  1008. {
  1009. struct Scsi_Host *host = pci_get_drvdata(pdev);
  1010. struct AdapterControlBlock *acb =
  1011. (struct AdapterControlBlock *)host->hostdata;
  1012. del_timer_sync(&acb->eternal_timer);
  1013. arcmsr_disable_outbound_ints(acb);
  1014. flush_scheduled_work();
  1015. arcmsr_stop_adapter_bgrb(acb);
  1016. arcmsr_flush_adapter_cache(acb);
  1017. }
  1018. static int arcmsr_module_init(void)
  1019. {
  1020. int error = 0;
  1021. error = pci_register_driver(&arcmsr_pci_driver);
  1022. return error;
  1023. }
  1024. static void arcmsr_module_exit(void)
  1025. {
  1026. pci_unregister_driver(&arcmsr_pci_driver);
  1027. }
  1028. module_init(arcmsr_module_init);
  1029. module_exit(arcmsr_module_exit);
  1030. static void arcmsr_enable_outbound_ints(struct AdapterControlBlock *acb,
  1031. u32 intmask_org)
  1032. {
  1033. u32 mask;
  1034. switch (acb->adapter_type) {
  1035. case ACB_ADAPTER_TYPE_A: {
  1036. struct MessageUnit_A __iomem *reg = acb->pmuA;
  1037. mask = intmask_org & ~(ARCMSR_MU_OUTBOUND_POSTQUEUE_INTMASKENABLE |
  1038. ARCMSR_MU_OUTBOUND_DOORBELL_INTMASKENABLE|
  1039. ARCMSR_MU_OUTBOUND_MESSAGE0_INTMASKENABLE);
  1040. writel(mask, &reg->outbound_intmask);
  1041. acb->outbound_int_enable = ~(intmask_org & mask) & 0x000000ff;
  1042. }
  1043. break;
  1044. case ACB_ADAPTER_TYPE_B: {
  1045. struct MessageUnit_B *reg = acb->pmuB;
  1046. mask = intmask_org | (ARCMSR_IOP2DRV_DATA_WRITE_OK |
  1047. ARCMSR_IOP2DRV_DATA_READ_OK |
  1048. ARCMSR_IOP2DRV_CDB_DONE |
  1049. ARCMSR_IOP2DRV_MESSAGE_CMD_DONE);
  1050. writel(mask, reg->iop2drv_doorbell_mask);
  1051. acb->outbound_int_enable = (intmask_org | mask) & 0x0000000f;
  1052. }
  1053. break;
  1054. case ACB_ADAPTER_TYPE_C: {
  1055. struct MessageUnit_C *reg = acb->pmuC;
  1056. mask = ~(ARCMSR_HBCMU_UTILITY_A_ISR_MASK | ARCMSR_HBCMU_OUTBOUND_DOORBELL_ISR_MASK|ARCMSR_HBCMU_OUTBOUND_POSTQUEUE_ISR_MASK);
  1057. writel(intmask_org & mask, &reg->host_int_mask);
  1058. acb->outbound_int_enable = ~(intmask_org & mask) & 0x0000000f;
  1059. }
  1060. }
  1061. }
  1062. static int arcmsr_build_ccb(struct AdapterControlBlock *acb,
  1063. struct CommandControlBlock *ccb, struct scsi_cmnd *pcmd)
  1064. {
  1065. struct ARCMSR_CDB *arcmsr_cdb = (struct ARCMSR_CDB *)&ccb->arcmsr_cdb;
  1066. int8_t *psge = (int8_t *)&arcmsr_cdb->u;
  1067. __le32 address_lo, address_hi;
  1068. int arccdbsize = 0x30;
  1069. __le32 length = 0;
  1070. int i;
  1071. struct scatterlist *sg;
  1072. int nseg;
  1073. ccb->pcmd = pcmd;
  1074. memset(arcmsr_cdb, 0, sizeof(struct ARCMSR_CDB));
  1075. arcmsr_cdb->TargetID = pcmd->device->id;
  1076. arcmsr_cdb->LUN = pcmd->device->lun;
  1077. arcmsr_cdb->Function = 1;
  1078. arcmsr_cdb->Context = 0;
  1079. memcpy(arcmsr_cdb->Cdb, pcmd->cmnd, pcmd->cmd_len);
  1080. nseg = scsi_dma_map(pcmd);
  1081. if (unlikely(nseg > acb->host->sg_tablesize || nseg < 0))
  1082. return FAILED;
  1083. scsi_for_each_sg(pcmd, sg, nseg, i) {
  1084. /* Get the physical address of the current data pointer */
  1085. length = cpu_to_le32(sg_dma_len(sg));
  1086. address_lo = cpu_to_le32(dma_addr_lo32(sg_dma_address(sg)));
  1087. address_hi = cpu_to_le32(dma_addr_hi32(sg_dma_address(sg)));
  1088. if (address_hi == 0) {
  1089. struct SG32ENTRY *pdma_sg = (struct SG32ENTRY *)psge;
  1090. pdma_sg->address = address_lo;
  1091. pdma_sg->length = length;
  1092. psge += sizeof (struct SG32ENTRY);
  1093. arccdbsize += sizeof (struct SG32ENTRY);
  1094. } else {
  1095. struct SG64ENTRY *pdma_sg = (struct SG64ENTRY *)psge;
  1096. pdma_sg->addresshigh = address_hi;
  1097. pdma_sg->address = address_lo;
  1098. pdma_sg->length = length|cpu_to_le32(IS_SG64_ADDR);
  1099. psge += sizeof (struct SG64ENTRY);
  1100. arccdbsize += sizeof (struct SG64ENTRY);
  1101. }
  1102. }
  1103. arcmsr_cdb->sgcount = (uint8_t)nseg;
  1104. arcmsr_cdb->DataLength = scsi_bufflen(pcmd);
  1105. arcmsr_cdb->msgPages = arccdbsize/0x100 + (arccdbsize % 0x100 ? 1 : 0);
  1106. if ( arccdbsize > 256)
  1107. arcmsr_cdb->Flags |= ARCMSR_CDB_FLAG_SGL_BSIZE;
  1108. if (pcmd->sc_data_direction == DMA_TO_DEVICE)
  1109. arcmsr_cdb->Flags |= ARCMSR_CDB_FLAG_WRITE;
  1110. ccb->arc_cdb_size = arccdbsize;
  1111. return SUCCESS;
  1112. }
  1113. static void arcmsr_post_ccb(struct AdapterControlBlock *acb, struct CommandControlBlock *ccb)
  1114. {
  1115. uint32_t cdb_phyaddr_pattern = ccb->cdb_phyaddr_pattern;
  1116. struct ARCMSR_CDB *arcmsr_cdb = (struct ARCMSR_CDB *)&ccb->arcmsr_cdb;
  1117. atomic_inc(&acb->ccboutstandingcount);
  1118. ccb->startdone = ARCMSR_CCB_START;
  1119. switch (acb->adapter_type) {
  1120. case ACB_ADAPTER_TYPE_A: {
  1121. struct MessageUnit_A __iomem *reg = acb->pmuA;
  1122. if (arcmsr_cdb->Flags & ARCMSR_CDB_FLAG_SGL_BSIZE)
  1123. writel(cdb_phyaddr_pattern | ARCMSR_CCBPOST_FLAG_SGL_BSIZE,
  1124. &reg->inbound_queueport);
  1125. else {
  1126. writel(cdb_phyaddr_pattern, &reg->inbound_queueport);
  1127. }
  1128. }
  1129. break;
  1130. case ACB_ADAPTER_TYPE_B: {
  1131. struct MessageUnit_B *reg = acb->pmuB;
  1132. uint32_t ending_index, index = reg->postq_index;
  1133. ending_index = ((index + 1) % ARCMSR_MAX_HBB_POSTQUEUE);
  1134. writel(0, &reg->post_qbuffer[ending_index]);
  1135. if (arcmsr_cdb->Flags & ARCMSR_CDB_FLAG_SGL_BSIZE) {
  1136. writel(cdb_phyaddr_pattern | ARCMSR_CCBPOST_FLAG_SGL_BSIZE,\
  1137. &reg->post_qbuffer[index]);
  1138. } else {
  1139. writel(cdb_phyaddr_pattern, &reg->post_qbuffer[index]);
  1140. }
  1141. index++;
  1142. index %= ARCMSR_MAX_HBB_POSTQUEUE;/*if last index number set it to 0 */
  1143. reg->postq_index = index;
  1144. writel(ARCMSR_DRV2IOP_CDB_POSTED, reg->drv2iop_doorbell);
  1145. }
  1146. break;
  1147. case ACB_ADAPTER_TYPE_C: {
  1148. struct MessageUnit_C *phbcmu = (struct MessageUnit_C *)acb->pmuC;
  1149. uint32_t ccb_post_stamp, arc_cdb_size;
  1150. arc_cdb_size = (ccb->arc_cdb_size > 0x300) ? 0x300 : ccb->arc_cdb_size;
  1151. ccb_post_stamp = (cdb_phyaddr_pattern | ((arc_cdb_size - 1) >> 6) | 1);
  1152. if (acb->cdb_phyaddr_hi32) {
  1153. writel(acb->cdb_phyaddr_hi32, &phbcmu->inbound_queueport_high);
  1154. writel(ccb_post_stamp, &phbcmu->inbound_queueport_low);
  1155. } else {
  1156. writel(ccb_post_stamp, &phbcmu->inbound_queueport_low);
  1157. }
  1158. }
  1159. }
  1160. }
  1161. static void arcmsr_stop_hba_bgrb(struct AdapterControlBlock *acb)
  1162. {
  1163. struct MessageUnit_A __iomem *reg = acb->pmuA;
  1164. acb->acb_flags &= ~ACB_F_MSG_START_BGRB;
  1165. writel(ARCMSR_INBOUND_MESG0_STOP_BGRB, &reg->inbound_msgaddr0);
  1166. if (!arcmsr_hba_wait_msgint_ready(acb)) {
  1167. printk(KERN_NOTICE
  1168. "arcmsr%d: wait 'stop adapter background rebulid' timeout \n"
  1169. , acb->host->host_no);
  1170. }
  1171. }
  1172. static void arcmsr_stop_hbb_bgrb(struct AdapterControlBlock *acb)
  1173. {
  1174. struct MessageUnit_B *reg = acb->pmuB;
  1175. acb->acb_flags &= ~ACB_F_MSG_START_BGRB;
  1176. writel(ARCMSR_MESSAGE_STOP_BGRB, reg->drv2iop_doorbell);
  1177. if (!arcmsr_hbb_wait_msgint_ready(acb)) {
  1178. printk(KERN_NOTICE
  1179. "arcmsr%d: wait 'stop adapter background rebulid' timeout \n"
  1180. , acb->host->host_no);
  1181. }
  1182. }
  1183. static void arcmsr_stop_hbc_bgrb(struct AdapterControlBlock *pACB)
  1184. {
  1185. struct MessageUnit_C *reg = (struct MessageUnit_C *)pACB->pmuC;
  1186. pACB->acb_flags &= ~ACB_F_MSG_START_BGRB;
  1187. writel(ARCMSR_INBOUND_MESG0_STOP_BGRB, &reg->inbound_msgaddr0);
  1188. writel(ARCMSR_HBCMU_DRV2IOP_MESSAGE_CMD_DONE, &reg->inbound_doorbell);
  1189. if (!arcmsr_hbc_wait_msgint_ready(pACB)) {
  1190. printk(KERN_NOTICE
  1191. "arcmsr%d: wait 'stop adapter background rebulid' timeout \n"
  1192. , pACB->host->host_no);
  1193. }
  1194. return;
  1195. }
  1196. static void arcmsr_stop_adapter_bgrb(struct AdapterControlBlock *acb)
  1197. {
  1198. switch (acb->adapter_type) {
  1199. case ACB_ADAPTER_TYPE_A: {
  1200. arcmsr_stop_hba_bgrb(acb);
  1201. }
  1202. break;
  1203. case ACB_ADAPTER_TYPE_B: {
  1204. arcmsr_stop_hbb_bgrb(acb);
  1205. }
  1206. break;
  1207. case ACB_ADAPTER_TYPE_C: {
  1208. arcmsr_stop_hbc_bgrb(acb);
  1209. }
  1210. }
  1211. }
  1212. static void arcmsr_free_ccb_pool(struct AdapterControlBlock *acb)
  1213. {
  1214. dma_free_coherent(&acb->pdev->dev, acb->uncache_size, acb->dma_coherent, acb->dma_coherent_handle);
  1215. }
  1216. void arcmsr_iop_message_read(struct AdapterControlBlock *acb)
  1217. {
  1218. switch (acb->adapter_type) {
  1219. case ACB_ADAPTER_TYPE_A: {
  1220. struct MessageUnit_A __iomem *reg = acb->pmuA;
  1221. writel(ARCMSR_INBOUND_DRIVER_DATA_READ_OK, &reg->inbound_doorbell);
  1222. }
  1223. break;
  1224. case ACB_ADAPTER_TYPE_B: {
  1225. struct MessageUnit_B *reg = acb->pmuB;
  1226. writel(ARCMSR_DRV2IOP_DATA_READ_OK, reg->drv2iop_doorbell);
  1227. }
  1228. break;
  1229. case ACB_ADAPTER_TYPE_C: {
  1230. struct MessageUnit_C __iomem *reg = acb->pmuC;
  1231. writel(ARCMSR_HBCMU_DRV2IOP_DATA_READ_OK, &reg->inbound_doorbell);
  1232. }
  1233. }
  1234. }
  1235. static void arcmsr_iop_message_wrote(struct AdapterControlBlock *acb)
  1236. {
  1237. switch (acb->adapter_type) {
  1238. case ACB_ADAPTER_TYPE_A: {
  1239. struct MessageUnit_A __iomem *reg = acb->pmuA;
  1240. /*
  1241. ** push inbound doorbell tell iop, driver data write ok
  1242. ** and wait reply on next hwinterrupt for next Qbuffer post
  1243. */
  1244. writel(ARCMSR_INBOUND_DRIVER_DATA_WRITE_OK, &reg->inbound_doorbell);
  1245. }
  1246. break;
  1247. case ACB_ADAPTER_TYPE_B: {
  1248. struct MessageUnit_B *reg = acb->pmuB;
  1249. /*
  1250. ** push inbound doorbell tell iop, driver data write ok
  1251. ** and wait reply on next hwinterrupt for next Qbuffer post
  1252. */
  1253. writel(ARCMSR_DRV2IOP_DATA_WRITE_OK, reg->drv2iop_doorbell);
  1254. }
  1255. break;
  1256. case ACB_ADAPTER_TYPE_C: {
  1257. struct MessageUnit_C __iomem *reg = acb->pmuC;
  1258. /*
  1259. ** push inbound doorbell tell iop, driver data write ok
  1260. ** and wait reply on next hwinterrupt for next Qbuffer post
  1261. */
  1262. writel(ARCMSR_HBCMU_DRV2IOP_DATA_WRITE_OK, &reg->inbound_doorbell);
  1263. }
  1264. break;
  1265. }
  1266. }
  1267. struct QBUFFER __iomem *arcmsr_get_iop_rqbuffer(struct AdapterControlBlock *acb)
  1268. {
  1269. struct QBUFFER __iomem *qbuffer = NULL;
  1270. switch (acb->adapter_type) {
  1271. case ACB_ADAPTER_TYPE_A: {
  1272. struct MessageUnit_A __iomem *reg = acb->pmuA;
  1273. qbuffer = (struct QBUFFER __iomem *)&reg->message_rbuffer;
  1274. }
  1275. break;
  1276. case ACB_ADAPTER_TYPE_B: {
  1277. struct MessageUnit_B *reg = acb->pmuB;
  1278. qbuffer = (struct QBUFFER __iomem *)reg->message_rbuffer;
  1279. }
  1280. break;
  1281. case ACB_ADAPTER_TYPE_C: {
  1282. struct MessageUnit_C *phbcmu = (struct MessageUnit_C *)acb->pmuC;
  1283. qbuffer = (struct QBUFFER __iomem *)&phbcmu->message_rbuffer;
  1284. }
  1285. }
  1286. return qbuffer;
  1287. }
  1288. static struct QBUFFER __iomem *arcmsr_get_iop_wqbuffer(struct AdapterControlBlock *acb)
  1289. {
  1290. struct QBUFFER __iomem *pqbuffer = NULL;
  1291. switch (acb->adapter_type) {
  1292. case ACB_ADAPTER_TYPE_A: {
  1293. struct MessageUnit_A __iomem *reg = acb->pmuA;
  1294. pqbuffer = (struct QBUFFER __iomem *) &reg->message_wbuffer;
  1295. }
  1296. break;
  1297. case ACB_ADAPTER_TYPE_B: {
  1298. struct MessageUnit_B *reg = acb->pmuB;
  1299. pqbuffer = (struct QBUFFER __iomem *)reg->message_wbuffer;
  1300. }
  1301. break;
  1302. case ACB_ADAPTER_TYPE_C: {
  1303. struct MessageUnit_C *reg = (struct MessageUnit_C *)acb->pmuC;
  1304. pqbuffer = (struct QBUFFER __iomem *)&reg->message_wbuffer;
  1305. }
  1306. }
  1307. return pqbuffer;
  1308. }
  1309. static void arcmsr_iop2drv_data_wrote_handle(struct AdapterControlBlock *acb)
  1310. {
  1311. struct QBUFFER __iomem *prbuffer;
  1312. struct QBUFFER *pQbuffer;
  1313. uint8_t __iomem *iop_data;
  1314. int32_t my_empty_len, iop_len, rqbuf_firstindex, rqbuf_lastindex;
  1315. rqbuf_lastindex = acb->rqbuf_lastindex;
  1316. rqbuf_firstindex = acb->rqbuf_firstindex;
  1317. prbuffer = arcmsr_get_iop_rqbuffer(acb);
  1318. iop_data = (uint8_t __iomem *)prbuffer->data;
  1319. iop_len = prbuffer->data_len;
  1320. my_empty_len = (rqbuf_firstindex - rqbuf_lastindex - 1) & (ARCMSR_MAX_QBUFFER - 1);
  1321. if (my_empty_len >= iop_len)
  1322. {
  1323. while (iop_len > 0) {
  1324. pQbuffer = (struct QBUFFER *)&acb->rqbuffer[rqbuf_lastindex];
  1325. memcpy(pQbuffer, iop_data, 1);
  1326. rqbuf_lastindex++;
  1327. rqbuf_lastindex %= ARCMSR_MAX_QBUFFER;
  1328. iop_data++;
  1329. iop_len--;
  1330. }
  1331. acb->rqbuf_lastindex = rqbuf_lastindex;
  1332. arcmsr_iop_message_read(acb);
  1333. }
  1334. else {
  1335. acb->acb_flags |= ACB_F_IOPDATA_OVERFLOW;
  1336. }
  1337. }
  1338. static void arcmsr_iop2drv_data_read_handle(struct AdapterControlBlock *acb)
  1339. {
  1340. acb->acb_flags |= ACB_F_MESSAGE_WQBUFFER_READED;
  1341. if (acb->wqbuf_firstindex != acb->wqbuf_lastindex) {
  1342. uint8_t *pQbuffer;
  1343. struct QBUFFER __iomem *pwbuffer;
  1344. uint8_t __iomem *iop_data;
  1345. int32_t allxfer_len = 0;
  1346. acb->acb_flags &= (~ACB_F_MESSAGE_WQBUFFER_READED);
  1347. pwbuffer = arcmsr_get_iop_wqbuffer(acb);
  1348. iop_data = (uint8_t __iomem *)pwbuffer->data;
  1349. while ((acb->wqbuf_firstindex != acb->wqbuf_lastindex) && \
  1350. (allxfer_len < 124)) {
  1351. pQbuffer = &acb->wqbuffer[acb->wqbuf_firstindex];
  1352. memcpy(iop_data, pQbuffer, 1);
  1353. acb->wqbuf_firstindex++;
  1354. acb->wqbuf_firstindex %= ARCMSR_MAX_QBUFFER;
  1355. iop_data++;
  1356. allxfer_len++;
  1357. }
  1358. pwbuffer->data_len = allxfer_len;
  1359. arcmsr_iop_message_wrote(acb);
  1360. }
  1361. if (acb->wqbuf_firstindex == acb->wqbuf_lastindex) {
  1362. acb->acb_flags |= ACB_F_MESSAGE_WQBUFFER_CLEARED;
  1363. }
  1364. }
  1365. static void arcmsr_hba_doorbell_isr(struct AdapterControlBlock *acb)
  1366. {
  1367. uint32_t outbound_doorbell;
  1368. struct MessageUnit_A __iomem *reg = acb->pmuA;
  1369. outbound_doorbell = readl(&reg->outbound_doorbell);
  1370. writel(outbound_doorbell, &reg->outbound_doorbell);
  1371. if (outbound_doorbell & ARCMSR_OUTBOUND_IOP331_DATA_WRITE_OK) {
  1372. arcmsr_iop2drv_data_wrote_handle(acb);
  1373. }
  1374. if (outbound_doorbell & ARCMSR_OUTBOUND_IOP331_DATA_READ_OK) {
  1375. arcmsr_iop2drv_data_read_handle(acb);
  1376. }
  1377. }
  1378. static void arcmsr_hbc_doorbell_isr(struct AdapterControlBlock *pACB)
  1379. {
  1380. uint32_t outbound_doorbell;
  1381. struct MessageUnit_C *reg = (struct MessageUnit_C *)pACB->pmuC;
  1382. /*
  1383. *******************************************************************
  1384. ** Maybe here we need to check wrqbuffer_lock is lock or not
  1385. ** DOORBELL: din! don!
  1386. ** check if there are any mail need to pack from firmware
  1387. *******************************************************************
  1388. */
  1389. outbound_doorbell = readl(&reg->outbound_doorbell);
  1390. writel(outbound_doorbell, &reg->outbound_doorbell_clear);/*clear interrupt*/
  1391. if (outbound_doorbell & ARCMSR_HBCMU_IOP2DRV_DATA_WRITE_OK) {
  1392. arcmsr_iop2drv_data_wrote_handle(pACB);
  1393. }
  1394. if (outbound_doorbell & ARCMSR_HBCMU_IOP2DRV_DATA_READ_OK) {
  1395. arcmsr_iop2drv_data_read_handle(pACB);
  1396. }
  1397. if (outbound_doorbell & ARCMSR_HBCMU_IOP2DRV_MESSAGE_CMD_DONE) {
  1398. arcmsr_hbc_message_isr(pACB); /* messenger of "driver to iop commands" */
  1399. }
  1400. return;
  1401. }
  1402. static void arcmsr_hba_postqueue_isr(struct AdapterControlBlock *acb)
  1403. {
  1404. uint32_t flag_ccb;
  1405. struct MessageUnit_A __iomem *reg = acb->pmuA;
  1406. struct ARCMSR_CDB *pARCMSR_CDB;
  1407. struct CommandControlBlock *pCCB;
  1408. bool error;
  1409. while ((flag_ccb = readl(&reg->outbound_queueport)) != 0xFFFFFFFF) {
  1410. pARCMSR_CDB = (struct ARCMSR_CDB *)(acb->vir2phy_offset + (flag_ccb << 5));/*frame must be 32 bytes aligned*/
  1411. pCCB = container_of(pARCMSR_CDB, struct CommandControlBlock, arcmsr_cdb);
  1412. error = (flag_ccb & ARCMSR_CCBREPLY_FLAG_ERROR_MODE0) ? true : false;
  1413. arcmsr_drain_donequeue(acb, pCCB, error);
  1414. }
  1415. }
  1416. static void arcmsr_hbb_postqueue_isr(struct AdapterControlBlock *acb)
  1417. {
  1418. uint32_t index;
  1419. uint32_t flag_ccb;
  1420. struct MessageUnit_B *reg = acb->pmuB;
  1421. struct ARCMSR_CDB *pARCMSR_CDB;
  1422. struct CommandControlBlock *pCCB;
  1423. bool error;
  1424. index = reg->doneq_index;
  1425. while ((flag_ccb = readl(&reg->done_qbuffer[index])) != 0) {
  1426. writel(0, &reg->done_qbuffer[index]);
  1427. pARCMSR_CDB = (struct ARCMSR_CDB *)(acb->vir2phy_offset+(flag_ccb << 5));/*frame must be 32 bytes aligned*/
  1428. pCCB = container_of(pARCMSR_CDB, struct CommandControlBlock, arcmsr_cdb);
  1429. error = (flag_ccb & ARCMSR_CCBREPLY_FLAG_ERROR_MODE0) ? true : false;
  1430. arcmsr_drain_donequeue(acb, pCCB, error);
  1431. index++;
  1432. index %= ARCMSR_MAX_HBB_POSTQUEUE;
  1433. reg->doneq_index = index;
  1434. }
  1435. }
  1436. static void arcmsr_hbc_postqueue_isr(struct AdapterControlBlock *acb)
  1437. {
  1438. struct MessageUnit_C *phbcmu;
  1439. struct ARCMSR_CDB *arcmsr_cdb;
  1440. struct CommandControlBlock *ccb;
  1441. uint32_t flag_ccb, ccb_cdb_phy, throttling = 0;
  1442. int error;
  1443. phbcmu = (struct MessageUnit_C *)acb->pmuC;
  1444. /* areca cdb command done */
  1445. /* Use correct offset and size for syncing */
  1446. while (readl(&phbcmu->host_int_status) &
  1447. ARCMSR_HBCMU_OUTBOUND_POSTQUEUE_ISR){
  1448. /* check if command done with no error*/
  1449. flag_ccb = readl(&phbcmu->outbound_queueport_low);
  1450. ccb_cdb_phy = (flag_ccb & 0xFFFFFFF0);/*frame must be 32 bytes aligned*/
  1451. arcmsr_cdb = (struct ARCMSR_CDB *)(acb->vir2phy_offset + ccb_cdb_phy);
  1452. ccb = container_of(arcmsr_cdb, struct CommandControlBlock, arcmsr_cdb);
  1453. error = (flag_ccb & ARCMSR_CCBREPLY_FLAG_ERROR_MODE1) ? true : false;
  1454. /* check if command done with no error */
  1455. arcmsr_drain_donequeue(acb, ccb, error);
  1456. if (throttling == ARCMSR_HBC_ISR_THROTTLING_LEVEL) {
  1457. writel(ARCMSR_HBCMU_DRV2IOP_POSTQUEUE_THROTTLING, &phbcmu->inbound_doorbell);
  1458. break;
  1459. }
  1460. throttling++;
  1461. }
  1462. }
  1463. /*
  1464. **********************************************************************************
  1465. ** Handle a message interrupt
  1466. **
  1467. ** The only message interrupt we expect is in response to a query for the current adapter config.
  1468. ** We want this in order to compare the drivemap so that we can detect newly-attached drives.
  1469. **********************************************************************************
  1470. */
  1471. static void arcmsr_hba_message_isr(struct AdapterControlBlock *acb)
  1472. {
  1473. struct MessageUnit_A *reg = acb->pmuA;
  1474. /*clear interrupt and message state*/
  1475. writel(ARCMSR_MU_OUTBOUND_MESSAGE0_INT, &reg->outbound_intstatus);
  1476. schedule_work(&acb->arcmsr_do_message_isr_bh);
  1477. }
  1478. static void arcmsr_hbb_message_isr(struct AdapterControlBlock *acb)
  1479. {
  1480. struct MessageUnit_B *reg = acb->pmuB;
  1481. /*clear interrupt and message state*/
  1482. writel(ARCMSR_MESSAGE_INT_CLEAR_PATTERN, reg->iop2drv_doorbell);
  1483. schedule_work(&acb->arcmsr_do_message_isr_bh);
  1484. }
  1485. /*
  1486. **********************************************************************************
  1487. ** Handle a message interrupt
  1488. **
  1489. ** The only message interrupt we expect is in response to a query for the
  1490. ** current adapter config.
  1491. ** We want this in order to compare the drivemap so that we can detect newly-attached drives.
  1492. **********************************************************************************
  1493. */
  1494. static void arcmsr_hbc_message_isr(struct AdapterControlBlock *acb)
  1495. {
  1496. struct MessageUnit_C *reg = acb->pmuC;
  1497. /*clear interrupt and message state*/
  1498. writel(ARCMSR_HBCMU_IOP2DRV_MESSAGE_CMD_DONE_DOORBELL_CLEAR, &reg->outbound_doorbell_clear);
  1499. schedule_work(&acb->arcmsr_do_message_isr_bh);
  1500. }
  1501. static int arcmsr_handle_hba_isr(struct AdapterControlBlock *acb)
  1502. {
  1503. uint32_t outbound_intstatus;
  1504. struct MessageUnit_A __iomem *reg = acb->pmuA;
  1505. outbound_intstatus = readl(&reg->outbound_intstatus) &
  1506. acb->outbound_int_enable;
  1507. if (!(outbound_intstatus & ARCMSR_MU_OUTBOUND_HANDLE_INT)) {
  1508. return 1;
  1509. }
  1510. writel(outbound_intstatus, &reg->outbound_intstatus);
  1511. if (outbound_intstatus & ARCMSR_MU_OUTBOUND_DOORBELL_INT) {
  1512. arcmsr_hba_doorbell_isr(acb);
  1513. }
  1514. if (outbound_intstatus & ARCMSR_MU_OUTBOUND_POSTQUEUE_INT) {
  1515. arcmsr_hba_postqueue_isr(acb);
  1516. }
  1517. if(outbound_intstatus & ARCMSR_MU_OUTBOUND_MESSAGE0_INT) {
  1518. /* messenger of "driver to iop commands" */
  1519. arcmsr_hba_message_isr(acb);
  1520. }
  1521. return 0;
  1522. }
  1523. static int arcmsr_handle_hbb_isr(struct AdapterControlBlock *acb)
  1524. {
  1525. uint32_t outbound_doorbell;
  1526. struct MessageUnit_B *reg = acb->pmuB;
  1527. outbound_doorbell = readl(reg->iop2drv_doorbell) &
  1528. acb->outbound_int_enable;
  1529. if (!outbound_doorbell)
  1530. return 1;
  1531. writel(~outbound_doorbell, reg->iop2drv_doorbell);
  1532. /*in case the last action of doorbell interrupt clearance is cached,
  1533. this action can push HW to write down the clear bit*/
  1534. readl(reg->iop2drv_doorbell);
  1535. writel(ARCMSR_DRV2IOP_END_OF_INTERRUPT, reg->drv2iop_doorbell);
  1536. if (outbound_doorbell & ARCMSR_IOP2DRV_DATA_WRITE_OK) {
  1537. arcmsr_iop2drv_data_wrote_handle(acb);
  1538. }
  1539. if (outbound_doorbell & ARCMSR_IOP2DRV_DATA_READ_OK) {
  1540. arcmsr_iop2drv_data_read_handle(acb);
  1541. }
  1542. if (outbound_doorbell & ARCMSR_IOP2DRV_CDB_DONE) {
  1543. arcmsr_hbb_postqueue_isr(acb);
  1544. }
  1545. if(outbound_doorbell & ARCMSR_IOP2DRV_MESSAGE_CMD_DONE) {
  1546. /* messenger of "driver to iop commands" */
  1547. arcmsr_hbb_message_isr(acb);
  1548. }
  1549. return 0;
  1550. }
  1551. static int arcmsr_handle_hbc_isr(struct AdapterControlBlock *pACB)
  1552. {
  1553. uint32_t host_interrupt_status;
  1554. struct MessageUnit_C *phbcmu = (struct MessageUnit_C *)pACB->pmuC;
  1555. /*
  1556. *********************************************
  1557. ** check outbound intstatus
  1558. *********************************************
  1559. */
  1560. host_interrupt_status = readl(&phbcmu->host_int_status);
  1561. if (!host_interrupt_status) {
  1562. /*it must be share irq*/
  1563. return 1;
  1564. }
  1565. /* MU ioctl transfer doorbell interrupts*/
  1566. if (host_interrupt_status & ARCMSR_HBCMU_OUTBOUND_DOORBELL_ISR) {
  1567. arcmsr_hbc_doorbell_isr(pACB); /* messenger of "ioctl message read write" */
  1568. }
  1569. /* MU post queue interrupts*/
  1570. if (host_interrupt_status & ARCMSR_HBCMU_OUTBOUND_POSTQUEUE_ISR) {
  1571. arcmsr_hbc_postqueue_isr(pACB); /* messenger of "scsi commands" */
  1572. }
  1573. return 0;
  1574. }
  1575. static irqreturn_t arcmsr_interrupt(struct AdapterControlBlock *acb)
  1576. {
  1577. switch (acb->adapter_type) {
  1578. case ACB_ADAPTER_TYPE_A: {
  1579. if (arcmsr_handle_hba_isr(acb)) {
  1580. return IRQ_NONE;
  1581. }
  1582. }
  1583. break;
  1584. case ACB_ADAPTER_TYPE_B: {
  1585. if (arcmsr_handle_hbb_isr(acb)) {
  1586. return IRQ_NONE;
  1587. }
  1588. }
  1589. break;
  1590. case ACB_ADAPTER_TYPE_C: {
  1591. if (arcmsr_handle_hbc_isr(acb)) {
  1592. return IRQ_NONE;
  1593. }
  1594. }
  1595. }
  1596. return IRQ_HANDLED;
  1597. }
  1598. static void arcmsr_iop_parking(struct AdapterControlBlock *acb)
  1599. {
  1600. if (acb) {
  1601. /* stop adapter background rebuild */
  1602. if (acb->acb_flags & ACB_F_MSG_START_BGRB) {
  1603. uint32_t intmask_org;
  1604. acb->acb_flags &= ~ACB_F_MSG_START_BGRB;
  1605. intmask_org = arcmsr_disable_outbound_ints(acb);
  1606. arcmsr_stop_adapter_bgrb(acb);
  1607. arcmsr_flush_adapter_cache(acb);
  1608. arcmsr_enable_outbound_ints(acb, intmask_org);
  1609. }
  1610. }
  1611. }
  1612. void arcmsr_post_ioctldata2iop(struct AdapterControlBlock *acb)
  1613. {
  1614. int32_t wqbuf_firstindex, wqbuf_lastindex;
  1615. uint8_t *pQbuffer;
  1616. struct QBUFFER __iomem *pwbuffer;
  1617. uint8_t __iomem *iop_data;
  1618. int32_t allxfer_len = 0;
  1619. pwbuffer = arcmsr_get_iop_wqbuffer(acb);
  1620. iop_data = (uint8_t __iomem *)pwbuffer->data;
  1621. if (acb->acb_flags & ACB_F_MESSAGE_WQBUFFER_READED) {
  1622. acb->acb_flags &= (~ACB_F_MESSAGE_WQBUFFER_READED);
  1623. wqbuf_firstindex = acb->wqbuf_firstindex;
  1624. wqbuf_lastindex = acb->wqbuf_lastindex;
  1625. while ((wqbuf_firstindex != wqbuf_lastindex) && (allxfer_len < 124)) {
  1626. pQbuffer = &acb->wqbuffer[wqbuf_firstindex];
  1627. memcpy(iop_data, pQbuffer, 1);
  1628. wqbuf_firstindex++;
  1629. wqbuf_firstindex %= ARCMSR_MAX_QBUFFER;
  1630. iop_data++;
  1631. allxfer_len++;
  1632. }
  1633. acb->wqbuf_firstindex = wqbuf_firstindex;
  1634. pwbuffer->data_len = allxfer_len;
  1635. arcmsr_iop_message_wrote(acb);
  1636. }
  1637. }
  1638. static int arcmsr_iop_message_xfer(struct AdapterControlBlock *acb,
  1639. struct scsi_cmnd *cmd)
  1640. {
  1641. struct CMD_MESSAGE_FIELD *pcmdmessagefld;
  1642. int retvalue = 0, transfer_len = 0;
  1643. char *buffer;
  1644. struct scatterlist *sg;
  1645. uint32_t controlcode = (uint32_t ) cmd->cmnd[5] << 24 |
  1646. (uint32_t ) cmd->cmnd[6] << 16 |
  1647. (uint32_t ) cmd->cmnd[7] << 8 |
  1648. (uint32_t ) cmd->cmnd[8];
  1649. /* 4 bytes: Areca io control code */
  1650. sg = scsi_sglist(cmd);
  1651. buffer = kmap_atomic(sg_page(sg), KM_IRQ0) + sg->offset;
  1652. if (scsi_sg_count(cmd) > 1) {
  1653. retvalue = ARCMSR_MESSAGE_FAIL;
  1654. goto message_out;
  1655. }
  1656. transfer_len += sg->length;
  1657. if (transfer_len > sizeof(struct CMD_MESSAGE_FIELD)) {
  1658. retvalue = ARCMSR_MESSAGE_FAIL;
  1659. goto message_out;
  1660. }
  1661. pcmdmessagefld = (struct CMD_MESSAGE_FIELD *) buffer;
  1662. switch(controlcode) {
  1663. case ARCMSR_MESSAGE_READ_RQBUFFER: {
  1664. unsigned char *ver_addr;
  1665. uint8_t *pQbuffer, *ptmpQbuffer;
  1666. int32_t allxfer_len = 0;
  1667. ver_addr = kmalloc(1032, GFP_ATOMIC);
  1668. if (!ver_addr) {
  1669. retvalue = ARCMSR_MESSAGE_FAIL;
  1670. goto message_out;
  1671. }
  1672. ptmpQbuffer = ver_addr;
  1673. while ((acb->rqbuf_firstindex != acb->rqbuf_lastindex)
  1674. && (allxfer_len < 1031)) {
  1675. pQbuffer = &acb->rqbuffer[acb->rqbuf_firstindex];
  1676. memcpy(ptmpQbuffer, pQbuffer, 1);
  1677. acb->rqbuf_firstindex++;
  1678. acb->rqbuf_firstindex %= ARCMSR_MAX_QBUFFER;
  1679. ptmpQbuffer++;
  1680. allxfer_len++;
  1681. }
  1682. if (acb->acb_flags & ACB_F_IOPDATA_OVERFLOW) {
  1683. struct QBUFFER __iomem *prbuffer;
  1684. uint8_t __iomem *iop_data;
  1685. int32_t iop_len;
  1686. acb->acb_flags &= ~ACB_F_IOPDATA_OVERFLOW;
  1687. prbuffer = arcmsr_get_iop_rqbuffer(acb);
  1688. iop_data = prbuffer->data;
  1689. iop_len = readl(&prbuffer->data_len);
  1690. while (iop_len > 0) {
  1691. acb->rqbuffer[acb->rqbuf_lastindex] = readb(iop_data);
  1692. acb->rqbuf_lastindex++;
  1693. acb->rqbuf_lastindex %= ARCMSR_MAX_QBUFFER;
  1694. iop_data++;
  1695. iop_len--;
  1696. }
  1697. arcmsr_iop_message_read(acb);
  1698. }
  1699. memcpy(pcmdmessagefld->messagedatabuffer, ver_addr, allxfer_len);
  1700. pcmdmessagefld->cmdmessage.Length = allxfer_len;
  1701. if(acb->fw_flag == FW_DEADLOCK) {
  1702. pcmdmessagefld->cmdmessage.ReturnCode = ARCMSR_MESSAGE_RETURNCODE_BUS_HANG_ON;
  1703. }else{
  1704. pcmdmessagefld->cmdmessage.ReturnCode = ARCMSR_MESSAGE_RETURNCODE_OK;
  1705. }
  1706. kfree(ver_addr);
  1707. }
  1708. break;
  1709. case ARCMSR_MESSAGE_WRITE_WQBUFFER: {
  1710. unsigned char *ver_addr;
  1711. int32_t my_empty_len, user_len, wqbuf_firstindex, wqbuf_lastindex;
  1712. uint8_t *pQbuffer, *ptmpuserbuffer;
  1713. ver_addr = kmalloc(1032, GFP_ATOMIC);
  1714. if (!ver_addr) {
  1715. retvalue = ARCMSR_MESSAGE_FAIL;
  1716. goto message_out;
  1717. }
  1718. if(acb->fw_flag == FW_DEADLOCK) {
  1719. pcmdmessagefld->cmdmessage.ReturnCode =
  1720. ARCMSR_MESSAGE_RETURNCODE_BUS_HANG_ON;
  1721. }else{
  1722. pcmdmessagefld->cmdmessage.ReturnCode =
  1723. ARCMSR_MESSAGE_RETURNCODE_OK;
  1724. }
  1725. ptmpuserbuffer = ver_addr;
  1726. user_len = pcmdmessagefld->cmdmessage.Length;
  1727. memcpy(ptmpuserbuffer, pcmdmessagefld->messagedatabuffer, user_len);
  1728. wqbuf_lastindex = acb->wqbuf_lastindex;
  1729. wqbuf_firstindex = acb->wqbuf_firstindex;
  1730. if (wqbuf_lastindex != wqbuf_firstindex) {
  1731. struct SENSE_DATA *sensebuffer =
  1732. (struct SENSE_DATA *)cmd->sense_buffer;
  1733. arcmsr_post_ioctldata2iop(acb);
  1734. /* has error report sensedata */
  1735. sensebuffer->ErrorCode = 0x70;
  1736. sensebuffer->SenseKey = ILLEGAL_REQUEST;
  1737. sensebuffer->AdditionalSenseLength = 0x0A;
  1738. sensebuffer->AdditionalSenseCode = 0x20;
  1739. sensebuffer->Valid = 1;
  1740. retvalue = ARCMSR_MESSAGE_FAIL;
  1741. } else {
  1742. my_empty_len = (wqbuf_firstindex-wqbuf_lastindex - 1)
  1743. &(ARCMSR_MAX_QBUFFER - 1);
  1744. if (my_empty_len >= user_len) {
  1745. while (user_len > 0) {
  1746. pQbuffer =
  1747. &acb->wqbuffer[acb->wqbuf_lastindex];
  1748. memcpy(pQbuffer, ptmpuserbuffer, 1);
  1749. acb->wqbuf_lastindex++;
  1750. acb->wqbuf_lastindex %= ARCMSR_MAX_QBUFFER;
  1751. ptmpuserbuffer++;
  1752. user_len--;
  1753. }
  1754. if (acb->acb_flags & ACB_F_MESSAGE_WQBUFFER_CLEARED) {
  1755. acb->acb_flags &=
  1756. ~ACB_F_MESSAGE_WQBUFFER_CLEARED;
  1757. arcmsr_post_ioctldata2iop(acb);
  1758. }
  1759. } else {
  1760. /* has error report sensedata */
  1761. struct SENSE_DATA *sensebuffer =
  1762. (struct SENSE_DATA *)cmd->sense_buffer;
  1763. sensebuffer->ErrorCode = 0x70;
  1764. sensebuffer->SenseKey = ILLEGAL_REQUEST;
  1765. sensebuffer->AdditionalSenseLength = 0x0A;
  1766. sensebuffer->AdditionalSenseCode = 0x20;
  1767. sensebuffer->Valid = 1;
  1768. retvalue = ARCMSR_MESSAGE_FAIL;
  1769. }
  1770. }
  1771. kfree(ver_addr);
  1772. }
  1773. break;
  1774. case ARCMSR_MESSAGE_CLEAR_RQBUFFER: {
  1775. uint8_t *pQbuffer = acb->rqbuffer;
  1776. if (acb->acb_flags & ACB_F_IOPDATA_OVERFLOW) {
  1777. acb->acb_flags &= ~ACB_F_IOPDATA_OVERFLOW;
  1778. arcmsr_iop_message_read(acb);
  1779. }
  1780. acb->acb_flags |= ACB_F_MESSAGE_RQBUFFER_CLEARED;
  1781. acb->rqbuf_firstindex = 0;
  1782. acb->rqbuf_lastindex = 0;
  1783. memset(pQbuffer, 0, ARCMSR_MAX_QBUFFER);
  1784. if(acb->fw_flag == FW_DEADLOCK) {
  1785. pcmdmessagefld->cmdmessage.ReturnCode =
  1786. ARCMSR_MESSAGE_RETURNCODE_BUS_HANG_ON;
  1787. }else{
  1788. pcmdmessagefld->cmdmessage.ReturnCode =
  1789. ARCMSR_MESSAGE_RETURNCODE_OK;
  1790. }
  1791. }
  1792. break;
  1793. case ARCMSR_MESSAGE_CLEAR_WQBUFFER: {
  1794. uint8_t *pQbuffer = acb->wqbuffer;
  1795. if(acb->fw_flag == FW_DEADLOCK) {
  1796. pcmdmessagefld->cmdmessage.ReturnCode =
  1797. ARCMSR_MESSAGE_RETURNCODE_BUS_HANG_ON;
  1798. }else{
  1799. pcmdmessagefld->cmdmessage.ReturnCode =
  1800. ARCMSR_MESSAGE_RETURNCODE_OK;
  1801. }
  1802. if (acb->acb_flags & ACB_F_IOPDATA_OVERFLOW) {
  1803. acb->acb_flags &= ~ACB_F_IOPDATA_OVERFLOW;
  1804. arcmsr_iop_message_read(acb);
  1805. }
  1806. acb->acb_flags |=
  1807. (ACB_F_MESSAGE_WQBUFFER_CLEARED |
  1808. ACB_F_MESSAGE_WQBUFFER_READED);
  1809. acb->wqbuf_firstindex = 0;
  1810. acb->wqbuf_lastindex = 0;
  1811. memset(pQbuffer, 0, ARCMSR_MAX_QBUFFER);
  1812. }
  1813. break;
  1814. case ARCMSR_MESSAGE_CLEAR_ALLQBUFFER: {
  1815. uint8_t *pQbuffer;
  1816. if (acb->acb_flags & ACB_F_IOPDATA_OVERFLOW) {
  1817. acb->acb_flags &= ~ACB_F_IOPDATA_OVERFLOW;
  1818. arcmsr_iop_message_read(acb);
  1819. }
  1820. acb->acb_flags |=
  1821. (ACB_F_MESSAGE_WQBUFFER_CLEARED
  1822. | ACB_F_MESSAGE_RQBUFFER_CLEARED
  1823. | ACB_F_MESSAGE_WQBUFFER_READED);
  1824. acb->rqbuf_firstindex = 0;
  1825. acb->rqbuf_lastindex = 0;
  1826. acb->wqbuf_firstindex = 0;
  1827. acb->wqbuf_lastindex = 0;
  1828. pQbuffer = acb->rqbuffer;
  1829. memset(pQbuffer, 0, sizeof(struct QBUFFER));
  1830. pQbuffer = acb->wqbuffer;
  1831. memset(pQbuffer, 0, sizeof(struct QBUFFER));
  1832. if(acb->fw_flag == FW_DEADLOCK) {
  1833. pcmdmessagefld->cmdmessage.ReturnCode =
  1834. ARCMSR_MESSAGE_RETURNCODE_BUS_HANG_ON;
  1835. }else{
  1836. pcmdmessagefld->cmdmessage.ReturnCode =
  1837. ARCMSR_MESSAGE_RETURNCODE_OK;
  1838. }
  1839. }
  1840. break;
  1841. case ARCMSR_MESSAGE_RETURN_CODE_3F: {
  1842. if(acb->fw_flag == FW_DEADLOCK) {
  1843. pcmdmessagefld->cmdmessage.ReturnCode =
  1844. ARCMSR_MESSAGE_RETURNCODE_BUS_HANG_ON;
  1845. }else{
  1846. pcmdmessagefld->cmdmessage.ReturnCode =
  1847. ARCMSR_MESSAGE_RETURNCODE_3F;
  1848. }
  1849. break;
  1850. }
  1851. case ARCMSR_MESSAGE_SAY_HELLO: {
  1852. int8_t *hello_string = "Hello! I am ARCMSR";
  1853. if(acb->fw_flag == FW_DEADLOCK) {
  1854. pcmdmessagefld->cmdmessage.ReturnCode =
  1855. ARCMSR_MESSAGE_RETURNCODE_BUS_HANG_ON;
  1856. }else{
  1857. pcmdmessagefld->cmdmessage.ReturnCode =
  1858. ARCMSR_MESSAGE_RETURNCODE_OK;
  1859. }
  1860. memcpy(pcmdmessagefld->messagedatabuffer, hello_string
  1861. , (int16_t)strlen(hello_string));
  1862. }
  1863. break;
  1864. case ARCMSR_MESSAGE_SAY_GOODBYE:
  1865. if(acb->fw_flag == FW_DEADLOCK) {
  1866. pcmdmessagefld->cmdmessage.ReturnCode =
  1867. ARCMSR_MESSAGE_RETURNCODE_BUS_HANG_ON;
  1868. }
  1869. arcmsr_iop_parking(acb);
  1870. break;
  1871. case ARCMSR_MESSAGE_FLUSH_ADAPTER_CACHE:
  1872. if(acb->fw_flag == FW_DEADLOCK) {
  1873. pcmdmessagefld->cmdmessage.ReturnCode =
  1874. ARCMSR_MESSAGE_RETURNCODE_BUS_HANG_ON;
  1875. }
  1876. arcmsr_flush_adapter_cache(acb);
  1877. break;
  1878. default:
  1879. retvalue = ARCMSR_MESSAGE_FAIL;
  1880. }
  1881. message_out:
  1882. sg = scsi_sglist(cmd);
  1883. kunmap_atomic(buffer - sg->offset, KM_IRQ0);
  1884. return retvalue;
  1885. }
  1886. static struct CommandControlBlock *arcmsr_get_freeccb(struct AdapterControlBlock *acb)
  1887. {
  1888. struct list_head *head = &acb->ccb_free_list;
  1889. struct CommandControlBlock *ccb = NULL;
  1890. unsigned long flags;
  1891. spin_lock_irqsave(&acb->ccblist_lock, flags);
  1892. if (!list_empty(head)) {
  1893. ccb = list_entry(head->next, struct CommandControlBlock, list);
  1894. list_del_init(&ccb->list);
  1895. }else{
  1896. spin_unlock_irqrestore(&acb->ccblist_lock, flags);
  1897. return 0;
  1898. }
  1899. spin_unlock_irqrestore(&acb->ccblist_lock, flags);
  1900. return ccb;
  1901. }
  1902. static void arcmsr_handle_virtual_command(struct AdapterControlBlock *acb,
  1903. struct scsi_cmnd *cmd)
  1904. {
  1905. switch (cmd->cmnd[0]) {
  1906. case INQUIRY: {
  1907. unsigned char inqdata[36];
  1908. char *buffer;
  1909. struct scatterlist *sg;
  1910. if (cmd->device->lun) {
  1911. cmd->result = (DID_TIME_OUT << 16);
  1912. cmd->scsi_done(cmd);
  1913. return;
  1914. }
  1915. inqdata[0] = TYPE_PROCESSOR;
  1916. /* Periph Qualifier & Periph Dev Type */
  1917. inqdata[1] = 0;
  1918. /* rem media bit & Dev Type Modifier */
  1919. inqdata[2] = 0;
  1920. /* ISO, ECMA, & ANSI versions */
  1921. inqdata[4] = 31;
  1922. /* length of additional data */
  1923. strncpy(&inqdata[8], "Areca ", 8);
  1924. /* Vendor Identification */
  1925. strncpy(&inqdata[16], "RAID controller ", 16);
  1926. /* Product Identification */
  1927. strncpy(&inqdata[32], "R001", 4); /* Product Revision */
  1928. sg = scsi_sglist(cmd);
  1929. buffer = kmap_atomic(sg_page(sg), KM_IRQ0) + sg->offset;
  1930. memcpy(buffer, inqdata, sizeof(inqdata));
  1931. sg = scsi_sglist(cmd);
  1932. kunmap_atomic(buffer - sg->offset, KM_IRQ0);
  1933. cmd->scsi_done(cmd);
  1934. }
  1935. break;
  1936. case WRITE_BUFFER:
  1937. case READ_BUFFER: {
  1938. if (arcmsr_iop_message_xfer(acb, cmd))
  1939. cmd->result = (DID_ERROR << 16);
  1940. cmd->scsi_done(cmd);
  1941. }
  1942. break;
  1943. default:
  1944. cmd->scsi_done(cmd);
  1945. }
  1946. }
  1947. static int arcmsr_queue_command_lck(struct scsi_cmnd *cmd,
  1948. void (* done)(struct scsi_cmnd *))
  1949. {
  1950. struct Scsi_Host *host = cmd->device->host;
  1951. struct AdapterControlBlock *acb = (struct AdapterControlBlock *) host->hostdata;
  1952. struct CommandControlBlock *ccb;
  1953. int target = cmd->device->id;
  1954. int lun = cmd->device->lun;
  1955. uint8_t scsicmd = cmd->cmnd[0];
  1956. cmd->scsi_done = done;
  1957. cmd->host_scribble = NULL;
  1958. cmd->result = 0;
  1959. if ((scsicmd == SYNCHRONIZE_CACHE) ||(scsicmd == SEND_DIAGNOSTIC)){
  1960. if(acb->devstate[target][lun] == ARECA_RAID_GONE) {
  1961. cmd->result = (DID_NO_CONNECT << 16);
  1962. }
  1963. cmd->scsi_done(cmd);
  1964. return 0;
  1965. }
  1966. if (target == 16) {
  1967. /* virtual device for iop message transfer */
  1968. arcmsr_handle_virtual_command(acb, cmd);
  1969. return 0;
  1970. }
  1971. if (atomic_read(&acb->ccboutstandingcount) >=
  1972. ARCMSR_MAX_OUTSTANDING_CMD)
  1973. return SCSI_MLQUEUE_HOST_BUSY;
  1974. if ((scsicmd == SCSI_CMD_ARECA_SPECIFIC)) {
  1975. printk(KERN_NOTICE "Receiveing SCSI_CMD_ARECA_SPECIFIC command..\n");
  1976. return 0;
  1977. }
  1978. ccb = arcmsr_get_freeccb(acb);
  1979. if (!ccb)
  1980. return SCSI_MLQUEUE_HOST_BUSY;
  1981. if (arcmsr_build_ccb( acb, ccb, cmd ) == FAILED) {
  1982. cmd->result = (DID_ERROR << 16) | (RESERVATION_CONFLICT << 1);
  1983. cmd->scsi_done(cmd);
  1984. return 0;
  1985. }
  1986. arcmsr_post_ccb(acb, ccb);
  1987. return 0;
  1988. }
  1989. static DEF_SCSI_QCMD(arcmsr_queue_command)
  1990. static bool arcmsr_get_hba_config(struct AdapterControlBlock *acb)
  1991. {
  1992. struct MessageUnit_A __iomem *reg = acb->pmuA;
  1993. char *acb_firm_model = acb->firm_model;
  1994. char *acb_firm_version = acb->firm_version;
  1995. char *acb_device_map = acb->device_map;
  1996. char __iomem *iop_firm_model = (char __iomem *)(&reg->message_rwbuffer[15]);
  1997. char __iomem *iop_firm_version = (char __iomem *)(&reg->message_rwbuffer[17]);
  1998. char __iomem *iop_device_map = (char __iomem *)(&reg->message_rwbuffer[21]);
  1999. int count;
  2000. writel(ARCMSR_INBOUND_MESG0_GET_CONFIG, &reg->inbound_msgaddr0);
  2001. if (!arcmsr_hba_wait_msgint_ready(acb)) {
  2002. printk(KERN_NOTICE "arcmsr%d: wait 'get adapter firmware \
  2003. miscellaneous data' timeout \n", acb->host->host_no);
  2004. return false;
  2005. }
  2006. count = 8;
  2007. while (count){
  2008. *acb_firm_model = readb(iop_firm_model);
  2009. acb_firm_model++;
  2010. iop_firm_model++;
  2011. count--;
  2012. }
  2013. count = 16;
  2014. while (count){
  2015. *acb_firm_version = readb(iop_firm_version);
  2016. acb_firm_version++;
  2017. iop_firm_version++;
  2018. count--;
  2019. }
  2020. count=16;
  2021. while(count){
  2022. *acb_device_map = readb(iop_device_map);
  2023. acb_device_map++;
  2024. iop_device_map++;
  2025. count--;
  2026. }
  2027. printk(KERN_NOTICE "Areca RAID Controller%d: F/W %s & Model %s\n",
  2028. acb->host->host_no,
  2029. acb->firm_version,
  2030. acb->firm_model);
  2031. acb->signature = readl(&reg->message_rwbuffer[0]);
  2032. acb->firm_request_len = readl(&reg->message_rwbuffer[1]);
  2033. acb->firm_numbers_queue = readl(&reg->message_rwbuffer[2]);
  2034. acb->firm_sdram_size = readl(&reg->message_rwbuffer[3]);
  2035. acb->firm_hd_channels = readl(&reg->message_rwbuffer[4]);
  2036. acb->firm_cfg_version = readl(&reg->message_rwbuffer[25]); /*firm_cfg_version,25,100-103*/
  2037. return true;
  2038. }
  2039. static bool arcmsr_get_hbb_config(struct AdapterControlBlock *acb)
  2040. {
  2041. struct MessageUnit_B *reg = acb->pmuB;
  2042. struct pci_dev *pdev = acb->pdev;
  2043. void *dma_coherent;
  2044. dma_addr_t dma_coherent_handle;
  2045. char *acb_firm_model = acb->firm_model;
  2046. char *acb_firm_version = acb->firm_version;
  2047. char *acb_device_map = acb->device_map;
  2048. char __iomem *iop_firm_model;
  2049. /*firm_model,15,60-67*/
  2050. char __iomem *iop_firm_version;
  2051. /*firm_version,17,68-83*/
  2052. char __iomem *iop_device_map;
  2053. /*firm_version,21,84-99*/
  2054. int count;
  2055. dma_coherent = dma_alloc_coherent(&pdev->dev, sizeof(struct MessageUnit_B), &dma_coherent_handle, GFP_KERNEL);
  2056. if (!dma_coherent){
  2057. printk(KERN_NOTICE "arcmsr%d: dma_alloc_coherent got error for hbb mu\n", acb->host->host_no);
  2058. return false;
  2059. }
  2060. acb->dma_coherent_handle_hbb_mu = dma_coherent_handle;
  2061. reg = (struct MessageUnit_B *)dma_coherent;
  2062. acb->pmuB = reg;
  2063. reg->drv2iop_doorbell= (uint32_t __iomem *)((unsigned long)acb->mem_base0 + ARCMSR_DRV2IOP_DOORBELL);
  2064. reg->drv2iop_doorbell_mask = (uint32_t __iomem *)((unsigned long)acb->mem_base0 + ARCMSR_DRV2IOP_DOORBELL_MASK);
  2065. reg->iop2drv_doorbell = (uint32_t __iomem *)((unsigned long)acb->mem_base0 + ARCMSR_IOP2DRV_DOORBELL);
  2066. reg->iop2drv_doorbell_mask = (uint32_t __iomem *)((unsigned long)acb->mem_base0 + ARCMSR_IOP2DRV_DOORBELL_MASK);
  2067. reg->message_wbuffer = (uint32_t __iomem *)((unsigned long)acb->mem_base1 + ARCMSR_MESSAGE_WBUFFER);
  2068. reg->message_rbuffer = (uint32_t __iomem *)((unsigned long)acb->mem_base1 + ARCMSR_MESSAGE_RBUFFER);
  2069. reg->message_rwbuffer = (uint32_t __iomem *)((unsigned long)acb->mem_base1 + ARCMSR_MESSAGE_RWBUFFER);
  2070. iop_firm_model = (char __iomem *)(&reg->message_rwbuffer[15]); /*firm_model,15,60-67*/
  2071. iop_firm_version = (char __iomem *)(&reg->message_rwbuffer[17]); /*firm_version,17,68-83*/
  2072. iop_device_map = (char __iomem *)(&reg->message_rwbuffer[21]); /*firm_version,21,84-99*/
  2073. writel(ARCMSR_MESSAGE_GET_CONFIG, reg->drv2iop_doorbell);
  2074. if (!arcmsr_hbb_wait_msgint_ready(acb)) {
  2075. printk(KERN_NOTICE "arcmsr%d: wait 'get adapter firmware \
  2076. miscellaneous data' timeout \n", acb->host->host_no);
  2077. return false;
  2078. }
  2079. count = 8;
  2080. while (count){
  2081. *acb_firm_model = readb(iop_firm_model);
  2082. acb_firm_model++;
  2083. iop_firm_model++;
  2084. count--;
  2085. }
  2086. count = 16;
  2087. while (count){
  2088. *acb_firm_version = readb(iop_firm_version);
  2089. acb_firm_version++;
  2090. iop_firm_version++;
  2091. count--;
  2092. }
  2093. count = 16;
  2094. while(count){
  2095. *acb_device_map = readb(iop_device_map);
  2096. acb_device_map++;
  2097. iop_device_map++;
  2098. count--;
  2099. }
  2100. printk(KERN_NOTICE "Areca RAID Controller%d: F/W %s & Model %s\n",
  2101. acb->host->host_no,
  2102. acb->firm_version,
  2103. acb->firm_model);
  2104. acb->signature = readl(&reg->message_rwbuffer[1]);
  2105. /*firm_signature,1,00-03*/
  2106. acb->firm_request_len = readl(&reg->message_rwbuffer[2]);
  2107. /*firm_request_len,1,04-07*/
  2108. acb->firm_numbers_queue = readl(&reg->message_rwbuffer[3]);
  2109. /*firm_numbers_queue,2,08-11*/
  2110. acb->firm_sdram_size = readl(&reg->message_rwbuffer[4]);
  2111. /*firm_sdram_size,3,12-15*/
  2112. acb->firm_hd_channels = readl(&reg->message_rwbuffer[5]);
  2113. /*firm_ide_channels,4,16-19*/
  2114. acb->firm_cfg_version = readl(&reg->message_rwbuffer[25]); /*firm_cfg_version,25,100-103*/
  2115. /*firm_ide_channels,4,16-19*/
  2116. return true;
  2117. }
  2118. static bool arcmsr_get_hbc_config(struct AdapterControlBlock *pACB)
  2119. {
  2120. uint32_t intmask_org, Index, firmware_state = 0;
  2121. struct MessageUnit_C *reg = pACB->pmuC;
  2122. char *acb_firm_model = pACB->firm_model;
  2123. char *acb_firm_version = pACB->firm_version;
  2124. char *iop_firm_model = (char *)(&reg->msgcode_rwbuffer[15]); /*firm_model,15,60-67*/
  2125. char *iop_firm_version = (char *)(&reg->msgcode_rwbuffer[17]); /*firm_version,17,68-83*/
  2126. int count;
  2127. /* disable all outbound interrupt */
  2128. intmask_org = readl(&reg->host_int_mask); /* disable outbound message0 int */
  2129. writel(intmask_org|ARCMSR_HBCMU_ALL_INTMASKENABLE, &reg->host_int_mask);
  2130. /* wait firmware ready */
  2131. do {
  2132. firmware_state = readl(&reg->outbound_msgaddr1);
  2133. } while ((firmware_state & ARCMSR_HBCMU_MESSAGE_FIRMWARE_OK) == 0);
  2134. /* post "get config" instruction */
  2135. writel(ARCMSR_INBOUND_MESG0_GET_CONFIG, &reg->inbound_msgaddr0);
  2136. writel(ARCMSR_HBCMU_DRV2IOP_MESSAGE_CMD_DONE, &reg->inbound_doorbell);
  2137. /* wait message ready */
  2138. for (Index = 0; Index < 2000; Index++) {
  2139. if (readl(&reg->outbound_doorbell) & ARCMSR_HBCMU_IOP2DRV_MESSAGE_CMD_DONE) {
  2140. writel(ARCMSR_HBCMU_IOP2DRV_MESSAGE_CMD_DONE_DOORBELL_CLEAR, &reg->outbound_doorbell_clear);/*clear interrupt*/
  2141. break;
  2142. }
  2143. udelay(10);
  2144. } /*max 1 seconds*/
  2145. if (Index >= 2000) {
  2146. printk(KERN_NOTICE "arcmsr%d: wait 'get adapter firmware \
  2147. miscellaneous data' timeout \n", pACB->host->host_no);
  2148. return false;
  2149. }
  2150. count = 8;
  2151. while (count) {
  2152. *acb_firm_model = readb(iop_firm_model);
  2153. acb_firm_model++;
  2154. iop_firm_model++;
  2155. count--;
  2156. }
  2157. count = 16;
  2158. while (count) {
  2159. *acb_firm_version = readb(iop_firm_version);
  2160. acb_firm_version++;
  2161. iop_firm_version++;
  2162. count--;
  2163. }
  2164. printk(KERN_NOTICE "Areca RAID Controller%d: F/W %s & Model %s\n",
  2165. pACB->host->host_no,
  2166. pACB->firm_version,
  2167. pACB->firm_model);
  2168. pACB->firm_request_len = readl(&reg->msgcode_rwbuffer[1]); /*firm_request_len,1,04-07*/
  2169. pACB->firm_numbers_queue = readl(&reg->msgcode_rwbuffer[2]); /*firm_numbers_queue,2,08-11*/
  2170. pACB->firm_sdram_size = readl(&reg->msgcode_rwbuffer[3]); /*firm_sdram_size,3,12-15*/
  2171. pACB->firm_hd_channels = readl(&reg->msgcode_rwbuffer[4]); /*firm_ide_channels,4,16-19*/
  2172. pACB->firm_cfg_version = readl(&reg->msgcode_rwbuffer[25]); /*firm_cfg_version,25,100-103*/
  2173. /*all interrupt service will be enable at arcmsr_iop_init*/
  2174. return true;
  2175. }
  2176. static bool arcmsr_get_firmware_spec(struct AdapterControlBlock *acb)
  2177. {
  2178. if (acb->adapter_type == ACB_ADAPTER_TYPE_A)
  2179. return arcmsr_get_hba_config(acb);
  2180. else if (acb->adapter_type == ACB_ADAPTER_TYPE_B)
  2181. return arcmsr_get_hbb_config(acb);
  2182. else
  2183. return arcmsr_get_hbc_config(acb);
  2184. }
  2185. static int arcmsr_polling_hba_ccbdone(struct AdapterControlBlock *acb,
  2186. struct CommandControlBlock *poll_ccb)
  2187. {
  2188. struct MessageUnit_A __iomem *reg = acb->pmuA;
  2189. struct CommandControlBlock *ccb;
  2190. struct ARCMSR_CDB *arcmsr_cdb;
  2191. uint32_t flag_ccb, outbound_intstatus, poll_ccb_done = 0, poll_count = 0;
  2192. int rtn;
  2193. bool error;
  2194. polling_hba_ccb_retry:
  2195. poll_count++;
  2196. outbound_intstatus = readl(&reg->outbound_intstatus) & acb->outbound_int_enable;
  2197. writel(outbound_intstatus, &reg->outbound_intstatus);/*clear interrupt*/
  2198. while (1) {
  2199. if ((flag_ccb = readl(&reg->outbound_queueport)) == 0xFFFFFFFF) {
  2200. if (poll_ccb_done){
  2201. rtn = SUCCESS;
  2202. break;
  2203. }else {
  2204. msleep(25);
  2205. if (poll_count > 100){
  2206. rtn = FAILED;
  2207. break;
  2208. }
  2209. goto polling_hba_ccb_retry;
  2210. }
  2211. }
  2212. arcmsr_cdb = (struct ARCMSR_CDB *)(acb->vir2phy_offset + (flag_ccb << 5));
  2213. ccb = container_of(arcmsr_cdb, struct CommandControlBlock, arcmsr_cdb);
  2214. poll_ccb_done = (ccb == poll_ccb) ? 1:0;
  2215. if ((ccb->acb != acb) || (ccb->startdone != ARCMSR_CCB_START)) {
  2216. if ((ccb->startdone == ARCMSR_CCB_ABORTED) || (ccb == poll_ccb)) {
  2217. printk(KERN_NOTICE "arcmsr%d: scsi id = %d lun = %d ccb = '0x%p'"
  2218. " poll command abort successfully \n"
  2219. , acb->host->host_no
  2220. , ccb->pcmd->device->id
  2221. , ccb->pcmd->device->lun
  2222. , ccb);
  2223. ccb->pcmd->result = DID_ABORT << 16;
  2224. arcmsr_ccb_complete(ccb);
  2225. continue;
  2226. }
  2227. printk(KERN_NOTICE "arcmsr%d: polling get an illegal ccb"
  2228. " command done ccb = '0x%p'"
  2229. "ccboutstandingcount = %d \n"
  2230. , acb->host->host_no
  2231. , ccb
  2232. , atomic_read(&acb->ccboutstandingcount));
  2233. continue;
  2234. }
  2235. error = (flag_ccb & ARCMSR_CCBREPLY_FLAG_ERROR_MODE0) ? true : false;
  2236. arcmsr_report_ccb_state(acb, ccb, error);
  2237. }
  2238. return rtn;
  2239. }
  2240. static int arcmsr_polling_hbb_ccbdone(struct AdapterControlBlock *acb,
  2241. struct CommandControlBlock *poll_ccb)
  2242. {
  2243. struct MessageUnit_B *reg = acb->pmuB;
  2244. struct ARCMSR_CDB *arcmsr_cdb;
  2245. struct CommandControlBlock *ccb;
  2246. uint32_t flag_ccb, poll_ccb_done = 0, poll_count = 0;
  2247. int index, rtn;
  2248. bool error;
  2249. polling_hbb_ccb_retry:
  2250. poll_count++;
  2251. /* clear doorbell interrupt */
  2252. writel(ARCMSR_DOORBELL_INT_CLEAR_PATTERN, reg->iop2drv_doorbell);
  2253. while(1){
  2254. index = reg->doneq_index;
  2255. if ((flag_ccb = readl(&reg->done_qbuffer[index])) == 0) {
  2256. if (poll_ccb_done){
  2257. rtn = SUCCESS;
  2258. break;
  2259. }else {
  2260. msleep(25);
  2261. if (poll_count > 100){
  2262. rtn = FAILED;
  2263. break;
  2264. }
  2265. goto polling_hbb_ccb_retry;
  2266. }
  2267. }
  2268. writel(0, &reg->done_qbuffer[index]);
  2269. index++;
  2270. /*if last index number set it to 0 */
  2271. index %= ARCMSR_MAX_HBB_POSTQUEUE;
  2272. reg->doneq_index = index;
  2273. /* check if command done with no error*/
  2274. arcmsr_cdb = (struct ARCMSR_CDB *)(acb->vir2phy_offset + (flag_ccb << 5));
  2275. ccb = container_of(arcmsr_cdb, struct CommandControlBlock, arcmsr_cdb);
  2276. poll_ccb_done = (ccb == poll_ccb) ? 1:0;
  2277. if ((ccb->acb != acb) || (ccb->startdone != ARCMSR_CCB_START)) {
  2278. if ((ccb->startdone == ARCMSR_CCB_ABORTED) || (ccb == poll_ccb)) {
  2279. printk(KERN_NOTICE "arcmsr%d: scsi id = %d lun = %d ccb = '0x%p'"
  2280. " poll command abort successfully \n"
  2281. ,acb->host->host_no
  2282. ,ccb->pcmd->device->id
  2283. ,ccb->pcmd->device->lun
  2284. ,ccb);
  2285. ccb->pcmd->result = DID_ABORT << 16;
  2286. arcmsr_ccb_complete(ccb);
  2287. continue;
  2288. }
  2289. printk(KERN_NOTICE "arcmsr%d: polling get an illegal ccb"
  2290. " command done ccb = '0x%p'"
  2291. "ccboutstandingcount = %d \n"
  2292. , acb->host->host_no
  2293. , ccb
  2294. , atomic_read(&acb->ccboutstandingcount));
  2295. continue;
  2296. }
  2297. error = (flag_ccb & ARCMSR_CCBREPLY_FLAG_ERROR_MODE0) ? true : false;
  2298. arcmsr_report_ccb_state(acb, ccb, error);
  2299. }
  2300. return rtn;
  2301. }
  2302. static int arcmsr_polling_hbc_ccbdone(struct AdapterControlBlock *acb, struct CommandControlBlock *poll_ccb)
  2303. {
  2304. struct MessageUnit_C *reg = (struct MessageUnit_C *)acb->pmuC;
  2305. uint32_t flag_ccb, ccb_cdb_phy;
  2306. struct ARCMSR_CDB *arcmsr_cdb;
  2307. bool error;
  2308. struct CommandControlBlock *pCCB;
  2309. uint32_t poll_ccb_done = 0, poll_count = 0;
  2310. int rtn;
  2311. polling_hbc_ccb_retry:
  2312. poll_count++;
  2313. while (1) {
  2314. if ((readl(&reg->host_int_status) & ARCMSR_HBCMU_OUTBOUND_POSTQUEUE_ISR) == 0) {
  2315. if (poll_ccb_done) {
  2316. rtn = SUCCESS;
  2317. break;
  2318. } else {
  2319. msleep(25);
  2320. if (poll_count > 100) {
  2321. rtn = FAILED;
  2322. break;
  2323. }
  2324. goto polling_hbc_ccb_retry;
  2325. }
  2326. }
  2327. flag_ccb = readl(&reg->outbound_queueport_low);
  2328. ccb_cdb_phy = (flag_ccb & 0xFFFFFFF0);
  2329. arcmsr_cdb = (struct ARCMSR_CDB *)(acb->vir2phy_offset + ccb_cdb_phy);/*frame must be 32 bytes aligned*/
  2330. pCCB = container_of(arcmsr_cdb, struct CommandControlBlock, arcmsr_cdb);
  2331. poll_ccb_done = (pCCB == poll_ccb) ? 1 : 0;
  2332. /* check ifcommand done with no error*/
  2333. if ((pCCB->acb != acb) || (pCCB->startdone != ARCMSR_CCB_START)) {
  2334. if (pCCB->startdone == ARCMSR_CCB_ABORTED) {
  2335. printk(KERN_NOTICE "arcmsr%d: scsi id = %d lun = %d ccb = '0x%p'"
  2336. " poll command abort successfully \n"
  2337. , acb->host->host_no
  2338. , pCCB->pcmd->device->id
  2339. , pCCB->pcmd->device->lun
  2340. , pCCB);
  2341. pCCB->pcmd->result = DID_ABORT << 16;
  2342. arcmsr_ccb_complete(pCCB);
  2343. continue;
  2344. }
  2345. printk(KERN_NOTICE "arcmsr%d: polling get an illegal ccb"
  2346. " command done ccb = '0x%p'"
  2347. "ccboutstandingcount = %d \n"
  2348. , acb->host->host_no
  2349. , pCCB
  2350. , atomic_read(&acb->ccboutstandingcount));
  2351. continue;
  2352. }
  2353. error = (flag_ccb & ARCMSR_CCBREPLY_FLAG_ERROR_MODE1) ? true : false;
  2354. arcmsr_report_ccb_state(acb, pCCB, error);
  2355. }
  2356. return rtn;
  2357. }
  2358. static int arcmsr_polling_ccbdone(struct AdapterControlBlock *acb,
  2359. struct CommandControlBlock *poll_ccb)
  2360. {
  2361. int rtn = 0;
  2362. switch (acb->adapter_type) {
  2363. case ACB_ADAPTER_TYPE_A: {
  2364. rtn = arcmsr_polling_hba_ccbdone(acb, poll_ccb);
  2365. }
  2366. break;
  2367. case ACB_ADAPTER_TYPE_B: {
  2368. rtn = arcmsr_polling_hbb_ccbdone(acb, poll_ccb);
  2369. }
  2370. break;
  2371. case ACB_ADAPTER_TYPE_C: {
  2372. rtn = arcmsr_polling_hbc_ccbdone(acb, poll_ccb);
  2373. }
  2374. }
  2375. return rtn;
  2376. }
  2377. static int arcmsr_iop_confirm(struct AdapterControlBlock *acb)
  2378. {
  2379. uint32_t cdb_phyaddr, cdb_phyaddr_hi32;
  2380. dma_addr_t dma_coherent_handle;
  2381. /*
  2382. ********************************************************************
  2383. ** here we need to tell iop 331 our freeccb.HighPart
  2384. ** if freeccb.HighPart is not zero
  2385. ********************************************************************
  2386. */
  2387. dma_coherent_handle = acb->dma_coherent_handle;
  2388. cdb_phyaddr = (uint32_t)(dma_coherent_handle);
  2389. cdb_phyaddr_hi32 = (uint32_t)((cdb_phyaddr >> 16) >> 16);
  2390. acb->cdb_phyaddr_hi32 = cdb_phyaddr_hi32;
  2391. /*
  2392. ***********************************************************************
  2393. ** if adapter type B, set window of "post command Q"
  2394. ***********************************************************************
  2395. */
  2396. switch (acb->adapter_type) {
  2397. case ACB_ADAPTER_TYPE_A: {
  2398. if (cdb_phyaddr_hi32 != 0) {
  2399. struct MessageUnit_A __iomem *reg = acb->pmuA;
  2400. uint32_t intmask_org;
  2401. intmask_org = arcmsr_disable_outbound_ints(acb);
  2402. writel(ARCMSR_SIGNATURE_SET_CONFIG, \
  2403. &reg->message_rwbuffer[0]);
  2404. writel(cdb_phyaddr_hi32, &reg->message_rwbuffer[1]);
  2405. writel(ARCMSR_INBOUND_MESG0_SET_CONFIG, \
  2406. &reg->inbound_msgaddr0);
  2407. if (!arcmsr_hba_wait_msgint_ready(acb)) {
  2408. printk(KERN_NOTICE "arcmsr%d: ""set ccb high \
  2409. part physical address timeout\n",
  2410. acb->host->host_no);
  2411. return 1;
  2412. }
  2413. arcmsr_enable_outbound_ints(acb, intmask_org);
  2414. }
  2415. }
  2416. break;
  2417. case ACB_ADAPTER_TYPE_B: {
  2418. unsigned long post_queue_phyaddr;
  2419. uint32_t __iomem *rwbuffer;
  2420. struct MessageUnit_B *reg = acb->pmuB;
  2421. uint32_t intmask_org;
  2422. intmask_org = arcmsr_disable_outbound_ints(acb);
  2423. reg->postq_index = 0;
  2424. reg->doneq_index = 0;
  2425. writel(ARCMSR_MESSAGE_SET_POST_WINDOW, reg->drv2iop_doorbell);
  2426. if (!arcmsr_hbb_wait_msgint_ready(acb)) {
  2427. printk(KERN_NOTICE "arcmsr%d:can not set diver mode\n", \
  2428. acb->host->host_no);
  2429. return 1;
  2430. }
  2431. post_queue_phyaddr = acb->dma_coherent_handle_hbb_mu;
  2432. rwbuffer = reg->message_rwbuffer;
  2433. /* driver "set config" signature */
  2434. writel(ARCMSR_SIGNATURE_SET_CONFIG, rwbuffer++);
  2435. /* normal should be zero */
  2436. writel(cdb_phyaddr_hi32, rwbuffer++);
  2437. /* postQ size (256 + 8)*4 */
  2438. writel(post_queue_phyaddr, rwbuffer++);
  2439. /* doneQ size (256 + 8)*4 */
  2440. writel(post_queue_phyaddr + 1056, rwbuffer++);
  2441. /* ccb maxQ size must be --> [(256 + 8)*4]*/
  2442. writel(1056, rwbuffer);
  2443. writel(ARCMSR_MESSAGE_SET_CONFIG, reg->drv2iop_doorbell);
  2444. if (!arcmsr_hbb_wait_msgint_ready(acb)) {
  2445. printk(KERN_NOTICE "arcmsr%d: 'set command Q window' \
  2446. timeout \n",acb->host->host_no);
  2447. return 1;
  2448. }
  2449. arcmsr_hbb_enable_driver_mode(acb);
  2450. arcmsr_enable_outbound_ints(acb, intmask_org);
  2451. }
  2452. break;
  2453. case ACB_ADAPTER_TYPE_C: {
  2454. if (cdb_phyaddr_hi32 != 0) {
  2455. struct MessageUnit_C *reg = (struct MessageUnit_C *)acb->pmuC;
  2456. if (cdb_phyaddr_hi32 != 0) {
  2457. unsigned char Retries = 0x00;
  2458. do {
  2459. printk(KERN_NOTICE "arcmsr%d: cdb_phyaddr_hi32=0x%x \n", acb->adapter_index, cdb_phyaddr_hi32);
  2460. } while (Retries++ < 100);
  2461. }
  2462. writel(ARCMSR_SIGNATURE_SET_CONFIG, &reg->msgcode_rwbuffer[0]);
  2463. writel(cdb_phyaddr_hi32, &reg->msgcode_rwbuffer[1]);
  2464. writel(ARCMSR_INBOUND_MESG0_SET_CONFIG, &reg->inbound_msgaddr0);
  2465. writel(ARCMSR_HBCMU_DRV2IOP_MESSAGE_CMD_DONE, &reg->inbound_doorbell);
  2466. if (!arcmsr_hbc_wait_msgint_ready(acb)) {
  2467. printk(KERN_NOTICE "arcmsr%d: 'set command Q window' \
  2468. timeout \n", acb->host->host_no);
  2469. return 1;
  2470. }
  2471. }
  2472. }
  2473. }
  2474. return 0;
  2475. }
  2476. static void arcmsr_wait_firmware_ready(struct AdapterControlBlock *acb)
  2477. {
  2478. uint32_t firmware_state = 0;
  2479. switch (acb->adapter_type) {
  2480. case ACB_ADAPTER_TYPE_A: {
  2481. struct MessageUnit_A __iomem *reg = acb->pmuA;
  2482. do {
  2483. firmware_state = readl(&reg->outbound_msgaddr1);
  2484. } while ((firmware_state & ARCMSR_OUTBOUND_MESG1_FIRMWARE_OK) == 0);
  2485. }
  2486. break;
  2487. case ACB_ADAPTER_TYPE_B: {
  2488. struct MessageUnit_B *reg = acb->pmuB;
  2489. do {
  2490. firmware_state = readl(reg->iop2drv_doorbell);
  2491. } while ((firmware_state & ARCMSR_MESSAGE_FIRMWARE_OK) == 0);
  2492. writel(ARCMSR_DRV2IOP_END_OF_INTERRUPT, reg->drv2iop_doorbell);
  2493. }
  2494. break;
  2495. case ACB_ADAPTER_TYPE_C: {
  2496. struct MessageUnit_C *reg = (struct MessageUnit_C *)acb->pmuC;
  2497. do {
  2498. firmware_state = readl(&reg->outbound_msgaddr1);
  2499. } while ((firmware_state & ARCMSR_HBCMU_MESSAGE_FIRMWARE_OK) == 0);
  2500. }
  2501. }
  2502. }
  2503. static void arcmsr_request_hba_device_map(struct AdapterControlBlock *acb)
  2504. {
  2505. struct MessageUnit_A __iomem *reg = acb->pmuA;
  2506. if (unlikely(atomic_read(&acb->rq_map_token) == 0) || ((acb->acb_flags & ACB_F_BUS_RESET) != 0 ) || ((acb->acb_flags & ACB_F_ABORT) != 0 )){
  2507. return;
  2508. } else {
  2509. acb->fw_flag = FW_NORMAL;
  2510. if (atomic_read(&acb->ante_token_value) == atomic_read(&acb->rq_map_token)){
  2511. atomic_set(&acb->rq_map_token, 16);
  2512. }
  2513. atomic_set(&acb->ante_token_value, atomic_read(&acb->rq_map_token));
  2514. if (atomic_dec_and_test(&acb->rq_map_token))
  2515. return;
  2516. writel(ARCMSR_INBOUND_MESG0_GET_CONFIG, &reg->inbound_msgaddr0);
  2517. mod_timer(&acb->eternal_timer, jiffies + msecs_to_jiffies(6 * HZ));
  2518. }
  2519. return;
  2520. }
  2521. static void arcmsr_request_hbb_device_map(struct AdapterControlBlock *acb)
  2522. {
  2523. struct MessageUnit_B __iomem *reg = acb->pmuB;
  2524. if (unlikely(atomic_read(&acb->rq_map_token) == 0) || ((acb->acb_flags & ACB_F_BUS_RESET) != 0 ) || ((acb->acb_flags & ACB_F_ABORT) != 0 )){
  2525. return;
  2526. } else {
  2527. acb->fw_flag = FW_NORMAL;
  2528. if (atomic_read(&acb->ante_token_value) == atomic_read(&acb->rq_map_token)) {
  2529. atomic_set(&acb->rq_map_token,16);
  2530. }
  2531. atomic_set(&acb->ante_token_value, atomic_read(&acb->rq_map_token));
  2532. if(atomic_dec_and_test(&acb->rq_map_token))
  2533. return;
  2534. writel(ARCMSR_MESSAGE_GET_CONFIG, reg->drv2iop_doorbell);
  2535. mod_timer(&acb->eternal_timer, jiffies + msecs_to_jiffies(6 * HZ));
  2536. }
  2537. return;
  2538. }
  2539. static void arcmsr_request_hbc_device_map(struct AdapterControlBlock *acb)
  2540. {
  2541. struct MessageUnit_C __iomem *reg = acb->pmuC;
  2542. if (unlikely(atomic_read(&acb->rq_map_token) == 0) || ((acb->acb_flags & ACB_F_BUS_RESET) != 0) || ((acb->acb_flags & ACB_F_ABORT) != 0)) {
  2543. return;
  2544. } else {
  2545. acb->fw_flag = FW_NORMAL;
  2546. if (atomic_read(&acb->ante_token_value) == atomic_read(&acb->rq_map_token)) {
  2547. atomic_set(&acb->rq_map_token, 16);
  2548. }
  2549. atomic_set(&acb->ante_token_value, atomic_read(&acb->rq_map_token));
  2550. if (atomic_dec_and_test(&acb->rq_map_token))
  2551. return;
  2552. writel(ARCMSR_INBOUND_MESG0_GET_CONFIG, &reg->inbound_msgaddr0);
  2553. writel(ARCMSR_HBCMU_DRV2IOP_MESSAGE_CMD_DONE, &reg->inbound_doorbell);
  2554. mod_timer(&acb->eternal_timer, jiffies + msecs_to_jiffies(6 * HZ));
  2555. }
  2556. return;
  2557. }
  2558. static void arcmsr_request_device_map(unsigned long pacb)
  2559. {
  2560. struct AdapterControlBlock *acb = (struct AdapterControlBlock *)pacb;
  2561. switch (acb->adapter_type) {
  2562. case ACB_ADAPTER_TYPE_A: {
  2563. arcmsr_request_hba_device_map(acb);
  2564. }
  2565. break;
  2566. case ACB_ADAPTER_TYPE_B: {
  2567. arcmsr_request_hbb_device_map(acb);
  2568. }
  2569. break;
  2570. case ACB_ADAPTER_TYPE_C: {
  2571. arcmsr_request_hbc_device_map(acb);
  2572. }
  2573. }
  2574. }
  2575. static void arcmsr_start_hba_bgrb(struct AdapterControlBlock *acb)
  2576. {
  2577. struct MessageUnit_A __iomem *reg = acb->pmuA;
  2578. acb->acb_flags |= ACB_F_MSG_START_BGRB;
  2579. writel(ARCMSR_INBOUND_MESG0_START_BGRB, &reg->inbound_msgaddr0);
  2580. if (!arcmsr_hba_wait_msgint_ready(acb)) {
  2581. printk(KERN_NOTICE "arcmsr%d: wait 'start adapter background \
  2582. rebulid' timeout \n", acb->host->host_no);
  2583. }
  2584. }
  2585. static void arcmsr_start_hbb_bgrb(struct AdapterControlBlock *acb)
  2586. {
  2587. struct MessageUnit_B *reg = acb->pmuB;
  2588. acb->acb_flags |= ACB_F_MSG_START_BGRB;
  2589. writel(ARCMSR_MESSAGE_START_BGRB, reg->drv2iop_doorbell);
  2590. if (!arcmsr_hbb_wait_msgint_ready(acb)) {
  2591. printk(KERN_NOTICE "arcmsr%d: wait 'start adapter background \
  2592. rebulid' timeout \n",acb->host->host_no);
  2593. }
  2594. }
  2595. static void arcmsr_start_hbc_bgrb(struct AdapterControlBlock *pACB)
  2596. {
  2597. struct MessageUnit_C *phbcmu = (struct MessageUnit_C *)pACB->pmuC;
  2598. pACB->acb_flags |= ACB_F_MSG_START_BGRB;
  2599. writel(ARCMSR_INBOUND_MESG0_START_BGRB, &phbcmu->inbound_msgaddr0);
  2600. writel(ARCMSR_HBCMU_DRV2IOP_MESSAGE_CMD_DONE, &phbcmu->inbound_doorbell);
  2601. if (!arcmsr_hbc_wait_msgint_ready(pACB)) {
  2602. printk(KERN_NOTICE "arcmsr%d: wait 'start adapter background \
  2603. rebulid' timeout \n", pACB->host->host_no);
  2604. }
  2605. return;
  2606. }
  2607. static void arcmsr_start_adapter_bgrb(struct AdapterControlBlock *acb)
  2608. {
  2609. switch (acb->adapter_type) {
  2610. case ACB_ADAPTER_TYPE_A:
  2611. arcmsr_start_hba_bgrb(acb);
  2612. break;
  2613. case ACB_ADAPTER_TYPE_B:
  2614. arcmsr_start_hbb_bgrb(acb);
  2615. break;
  2616. case ACB_ADAPTER_TYPE_C:
  2617. arcmsr_start_hbc_bgrb(acb);
  2618. }
  2619. }
  2620. static void arcmsr_clear_doorbell_queue_buffer(struct AdapterControlBlock *acb)
  2621. {
  2622. switch (acb->adapter_type) {
  2623. case ACB_ADAPTER_TYPE_A: {
  2624. struct MessageUnit_A __iomem *reg = acb->pmuA;
  2625. uint32_t outbound_doorbell;
  2626. /* empty doorbell Qbuffer if door bell ringed */
  2627. outbound_doorbell = readl(&reg->outbound_doorbell);
  2628. /*clear doorbell interrupt */
  2629. writel(outbound_doorbell, &reg->outbound_doorbell);
  2630. writel(ARCMSR_INBOUND_DRIVER_DATA_READ_OK, &reg->inbound_doorbell);
  2631. }
  2632. break;
  2633. case ACB_ADAPTER_TYPE_B: {
  2634. struct MessageUnit_B *reg = acb->pmuB;
  2635. /*clear interrupt and message state*/
  2636. writel(ARCMSR_MESSAGE_INT_CLEAR_PATTERN, reg->iop2drv_doorbell);
  2637. writel(ARCMSR_DRV2IOP_DATA_READ_OK, reg->drv2iop_doorbell);
  2638. /* let IOP know data has been read */
  2639. }
  2640. break;
  2641. case ACB_ADAPTER_TYPE_C: {
  2642. struct MessageUnit_C *reg = (struct MessageUnit_C *)acb->pmuC;
  2643. uint32_t outbound_doorbell;
  2644. /* empty doorbell Qbuffer if door bell ringed */
  2645. outbound_doorbell = readl(&reg->outbound_doorbell);
  2646. writel(outbound_doorbell, &reg->outbound_doorbell_clear);
  2647. writel(ARCMSR_HBCMU_DRV2IOP_DATA_READ_OK, &reg->inbound_doorbell);
  2648. }
  2649. }
  2650. }
  2651. static void arcmsr_enable_eoi_mode(struct AdapterControlBlock *acb)
  2652. {
  2653. switch (acb->adapter_type) {
  2654. case ACB_ADAPTER_TYPE_A:
  2655. return;
  2656. case ACB_ADAPTER_TYPE_B:
  2657. {
  2658. struct MessageUnit_B *reg = acb->pmuB;
  2659. writel(ARCMSR_MESSAGE_ACTIVE_EOI_MODE, reg->drv2iop_doorbell);
  2660. if (!arcmsr_hbb_wait_msgint_ready(acb)) {
  2661. printk(KERN_NOTICE "ARCMSR IOP enables EOI_MODE TIMEOUT");
  2662. return;
  2663. }
  2664. }
  2665. break;
  2666. case ACB_ADAPTER_TYPE_C:
  2667. return;
  2668. }
  2669. return;
  2670. }
  2671. static void arcmsr_hardware_reset(struct AdapterControlBlock *acb)
  2672. {
  2673. uint8_t value[64];
  2674. int i, count = 0;
  2675. struct MessageUnit_A __iomem *pmuA = acb->pmuA;
  2676. struct MessageUnit_C __iomem *pmuC = acb->pmuC;
  2677. u32 temp = 0;
  2678. /* backup pci config data */
  2679. printk(KERN_NOTICE "arcmsr%d: executing hw bus reset .....\n", acb->host->host_no);
  2680. for (i = 0; i < 64; i++) {
  2681. pci_read_config_byte(acb->pdev, i, &value[i]);
  2682. }
  2683. /* hardware reset signal */
  2684. if ((acb->dev_id == 0x1680)) {
  2685. writel(ARCMSR_ARC1680_BUS_RESET, &pmuA->reserved1[0]);
  2686. } else if ((acb->dev_id == 0x1880)) {
  2687. do {
  2688. count++;
  2689. writel(0xF, &pmuC->write_sequence);
  2690. writel(0x4, &pmuC->write_sequence);
  2691. writel(0xB, &pmuC->write_sequence);
  2692. writel(0x2, &pmuC->write_sequence);
  2693. writel(0x7, &pmuC->write_sequence);
  2694. writel(0xD, &pmuC->write_sequence);
  2695. } while ((((temp = readl(&pmuC->host_diagnostic)) | ARCMSR_ARC1880_DiagWrite_ENABLE) == 0) && (count < 5));
  2696. writel(ARCMSR_ARC1880_RESET_ADAPTER, &pmuC->host_diagnostic);
  2697. } else {
  2698. pci_write_config_byte(acb->pdev, 0x84, 0x20);
  2699. }
  2700. msleep(2000);
  2701. /* write back pci config data */
  2702. for (i = 0; i < 64; i++) {
  2703. pci_write_config_byte(acb->pdev, i, value[i]);
  2704. }
  2705. msleep(1000);
  2706. return;
  2707. }
  2708. static void arcmsr_iop_init(struct AdapterControlBlock *acb)
  2709. {
  2710. uint32_t intmask_org;
  2711. /* disable all outbound interrupt */
  2712. intmask_org = arcmsr_disable_outbound_ints(acb);
  2713. arcmsr_wait_firmware_ready(acb);
  2714. arcmsr_iop_confirm(acb);
  2715. /*start background rebuild*/
  2716. arcmsr_start_adapter_bgrb(acb);
  2717. /* empty doorbell Qbuffer if door bell ringed */
  2718. arcmsr_clear_doorbell_queue_buffer(acb);
  2719. arcmsr_enable_eoi_mode(acb);
  2720. /* enable outbound Post Queue,outbound doorbell Interrupt */
  2721. arcmsr_enable_outbound_ints(acb, intmask_org);
  2722. acb->acb_flags |= ACB_F_IOP_INITED;
  2723. }
  2724. static uint8_t arcmsr_iop_reset(struct AdapterControlBlock *acb)
  2725. {
  2726. struct CommandControlBlock *ccb;
  2727. uint32_t intmask_org;
  2728. uint8_t rtnval = 0x00;
  2729. int i = 0;
  2730. if (atomic_read(&acb->ccboutstandingcount) != 0) {
  2731. /* disable all outbound interrupt */
  2732. intmask_org = arcmsr_disable_outbound_ints(acb);
  2733. /* talk to iop 331 outstanding command aborted */
  2734. rtnval = arcmsr_abort_allcmd(acb);
  2735. /* clear all outbound posted Q */
  2736. arcmsr_done4abort_postqueue(acb);
  2737. for (i = 0; i < ARCMSR_MAX_FREECCB_NUM; i++) {
  2738. ccb = acb->pccb_pool[i];
  2739. if (ccb->startdone == ARCMSR_CCB_START) {
  2740. arcmsr_ccb_complete(ccb);
  2741. }
  2742. }
  2743. atomic_set(&acb->ccboutstandingcount, 0);
  2744. /* enable all outbound interrupt */
  2745. arcmsr_enable_outbound_ints(acb, intmask_org);
  2746. return rtnval;
  2747. }
  2748. return rtnval;
  2749. }
  2750. static int arcmsr_bus_reset(struct scsi_cmnd *cmd)
  2751. {
  2752. struct AdapterControlBlock *acb =
  2753. (struct AdapterControlBlock *)cmd->device->host->hostdata;
  2754. uint32_t intmask_org, outbound_doorbell;
  2755. int retry_count = 0;
  2756. int rtn = FAILED;
  2757. acb = (struct AdapterControlBlock *) cmd->device->host->hostdata;
  2758. printk(KERN_ERR "arcmsr: executing bus reset eh.....num_resets = %d, num_aborts = %d \n", acb->num_resets, acb->num_aborts);
  2759. acb->num_resets++;
  2760. switch(acb->adapter_type){
  2761. case ACB_ADAPTER_TYPE_A:{
  2762. if (acb->acb_flags & ACB_F_BUS_RESET){
  2763. long timeout;
  2764. printk(KERN_ERR "arcmsr: there is an bus reset eh proceeding.......\n");
  2765. timeout = wait_event_timeout(wait_q, (acb->acb_flags & ACB_F_BUS_RESET) == 0, 220*HZ);
  2766. if (timeout) {
  2767. return SUCCESS;
  2768. }
  2769. }
  2770. acb->acb_flags |= ACB_F_BUS_RESET;
  2771. if (!arcmsr_iop_reset(acb)) {
  2772. struct MessageUnit_A __iomem *reg;
  2773. reg = acb->pmuA;
  2774. arcmsr_hardware_reset(acb);
  2775. acb->acb_flags &= ~ACB_F_IOP_INITED;
  2776. sleep_again:
  2777. arcmsr_sleep_for_bus_reset(cmd);
  2778. if ((readl(&reg->outbound_msgaddr1) & ARCMSR_OUTBOUND_MESG1_FIRMWARE_OK) == 0) {
  2779. printk(KERN_ERR "arcmsr%d: waiting for hw bus reset return, retry=%d \n", acb->host->host_no, retry_count);
  2780. if (retry_count > retrycount) {
  2781. acb->fw_flag = FW_DEADLOCK;
  2782. printk(KERN_ERR "arcmsr%d: waiting for hw bus reset return, RETRY TERMINATED!! \n", acb->host->host_no);
  2783. return FAILED;
  2784. }
  2785. retry_count++;
  2786. goto sleep_again;
  2787. }
  2788. acb->acb_flags |= ACB_F_IOP_INITED;
  2789. /* disable all outbound interrupt */
  2790. intmask_org = arcmsr_disable_outbound_ints(acb);
  2791. arcmsr_get_firmware_spec(acb);
  2792. arcmsr_start_adapter_bgrb(acb);
  2793. /* clear Qbuffer if door bell ringed */
  2794. outbound_doorbell = readl(&reg->outbound_doorbell);
  2795. writel(outbound_doorbell, &reg->outbound_doorbell); /*clear interrupt */
  2796. writel(ARCMSR_INBOUND_DRIVER_DATA_READ_OK, &reg->inbound_doorbell);
  2797. /* enable outbound Post Queue,outbound doorbell Interrupt */
  2798. arcmsr_enable_outbound_ints(acb, intmask_org);
  2799. atomic_set(&acb->rq_map_token, 16);
  2800. atomic_set(&acb->ante_token_value, 16);
  2801. acb->fw_flag = FW_NORMAL;
  2802. init_timer(&acb->eternal_timer);
  2803. acb->eternal_timer.expires = jiffies + msecs_to_jiffies(6*HZ);
  2804. acb->eternal_timer.data = (unsigned long) acb;
  2805. acb->eternal_timer.function = &arcmsr_request_device_map;
  2806. add_timer(&acb->eternal_timer);
  2807. acb->acb_flags &= ~ACB_F_BUS_RESET;
  2808. rtn = SUCCESS;
  2809. printk(KERN_ERR "arcmsr: scsi bus reset eh returns with success\n");
  2810. } else {
  2811. acb->acb_flags &= ~ACB_F_BUS_RESET;
  2812. if (atomic_read(&acb->rq_map_token) == 0) {
  2813. atomic_set(&acb->rq_map_token, 16);
  2814. atomic_set(&acb->ante_token_value, 16);
  2815. acb->fw_flag = FW_NORMAL;
  2816. init_timer(&acb->eternal_timer);
  2817. acb->eternal_timer.expires = jiffies + msecs_to_jiffies(6*HZ);
  2818. acb->eternal_timer.data = (unsigned long) acb;
  2819. acb->eternal_timer.function = &arcmsr_request_device_map;
  2820. add_timer(&acb->eternal_timer);
  2821. } else {
  2822. atomic_set(&acb->rq_map_token, 16);
  2823. atomic_set(&acb->ante_token_value, 16);
  2824. acb->fw_flag = FW_NORMAL;
  2825. mod_timer(&acb->eternal_timer, jiffies + msecs_to_jiffies(6*HZ));
  2826. }
  2827. rtn = SUCCESS;
  2828. }
  2829. break;
  2830. }
  2831. case ACB_ADAPTER_TYPE_B:{
  2832. acb->acb_flags |= ACB_F_BUS_RESET;
  2833. if (!arcmsr_iop_reset(acb)) {
  2834. acb->acb_flags &= ~ACB_F_BUS_RESET;
  2835. rtn = FAILED;
  2836. } else {
  2837. acb->acb_flags &= ~ACB_F_BUS_RESET;
  2838. if (atomic_read(&acb->rq_map_token) == 0) {
  2839. atomic_set(&acb->rq_map_token, 16);
  2840. atomic_set(&acb->ante_token_value, 16);
  2841. acb->fw_flag = FW_NORMAL;
  2842. init_timer(&acb->eternal_timer);
  2843. acb->eternal_timer.expires = jiffies + msecs_to_jiffies(6*HZ);
  2844. acb->eternal_timer.data = (unsigned long) acb;
  2845. acb->eternal_timer.function = &arcmsr_request_device_map;
  2846. add_timer(&acb->eternal_timer);
  2847. } else {
  2848. atomic_set(&acb->rq_map_token, 16);
  2849. atomic_set(&acb->ante_token_value, 16);
  2850. acb->fw_flag = FW_NORMAL;
  2851. mod_timer(&acb->eternal_timer, jiffies + msecs_to_jiffies(6*HZ));
  2852. }
  2853. rtn = SUCCESS;
  2854. }
  2855. break;
  2856. }
  2857. case ACB_ADAPTER_TYPE_C:{
  2858. if (acb->acb_flags & ACB_F_BUS_RESET) {
  2859. long timeout;
  2860. printk(KERN_ERR "arcmsr: there is an bus reset eh proceeding.......\n");
  2861. timeout = wait_event_timeout(wait_q, (acb->acb_flags & ACB_F_BUS_RESET) == 0, 220*HZ);
  2862. if (timeout) {
  2863. return SUCCESS;
  2864. }
  2865. }
  2866. acb->acb_flags |= ACB_F_BUS_RESET;
  2867. if (!arcmsr_iop_reset(acb)) {
  2868. struct MessageUnit_C __iomem *reg;
  2869. reg = acb->pmuC;
  2870. arcmsr_hardware_reset(acb);
  2871. acb->acb_flags &= ~ACB_F_IOP_INITED;
  2872. sleep:
  2873. arcmsr_sleep_for_bus_reset(cmd);
  2874. if ((readl(&reg->host_diagnostic) & 0x04) != 0) {
  2875. printk(KERN_ERR "arcmsr%d: waiting for hw bus reset return, retry=%d \n", acb->host->host_no, retry_count);
  2876. if (retry_count > retrycount) {
  2877. acb->fw_flag = FW_DEADLOCK;
  2878. printk(KERN_ERR "arcmsr%d: waiting for hw bus reset return, RETRY TERMINATED!! \n", acb->host->host_no);
  2879. return FAILED;
  2880. }
  2881. retry_count++;
  2882. goto sleep;
  2883. }
  2884. acb->acb_flags |= ACB_F_IOP_INITED;
  2885. /* disable all outbound interrupt */
  2886. intmask_org = arcmsr_disable_outbound_ints(acb);
  2887. arcmsr_get_firmware_spec(acb);
  2888. arcmsr_start_adapter_bgrb(acb);
  2889. /* clear Qbuffer if door bell ringed */
  2890. outbound_doorbell = readl(&reg->outbound_doorbell);
  2891. writel(outbound_doorbell, &reg->outbound_doorbell_clear); /*clear interrupt */
  2892. writel(ARCMSR_HBCMU_DRV2IOP_DATA_READ_OK, &reg->inbound_doorbell);
  2893. /* enable outbound Post Queue,outbound doorbell Interrupt */
  2894. arcmsr_enable_outbound_ints(acb, intmask_org);
  2895. atomic_set(&acb->rq_map_token, 16);
  2896. atomic_set(&acb->ante_token_value, 16);
  2897. acb->fw_flag = FW_NORMAL;
  2898. init_timer(&acb->eternal_timer);
  2899. acb->eternal_timer.expires = jiffies + msecs_to_jiffies(6 * HZ);
  2900. acb->eternal_timer.data = (unsigned long) acb;
  2901. acb->eternal_timer.function = &arcmsr_request_device_map;
  2902. add_timer(&acb->eternal_timer);
  2903. acb->acb_flags &= ~ACB_F_BUS_RESET;
  2904. rtn = SUCCESS;
  2905. printk(KERN_ERR "arcmsr: scsi bus reset eh returns with success\n");
  2906. } else {
  2907. acb->acb_flags &= ~ACB_F_BUS_RESET;
  2908. if (atomic_read(&acb->rq_map_token) == 0) {
  2909. atomic_set(&acb->rq_map_token, 16);
  2910. atomic_set(&acb->ante_token_value, 16);
  2911. acb->fw_flag = FW_NORMAL;
  2912. init_timer(&acb->eternal_timer);
  2913. acb->eternal_timer.expires = jiffies + msecs_to_jiffies(6*HZ);
  2914. acb->eternal_timer.data = (unsigned long) acb;
  2915. acb->eternal_timer.function = &arcmsr_request_device_map;
  2916. add_timer(&acb->eternal_timer);
  2917. } else {
  2918. atomic_set(&acb->rq_map_token, 16);
  2919. atomic_set(&acb->ante_token_value, 16);
  2920. acb->fw_flag = FW_NORMAL;
  2921. mod_timer(&acb->eternal_timer, jiffies + msecs_to_jiffies(6*HZ));
  2922. }
  2923. rtn = SUCCESS;
  2924. }
  2925. break;
  2926. }
  2927. }
  2928. return rtn;
  2929. }
  2930. static int arcmsr_abort_one_cmd(struct AdapterControlBlock *acb,
  2931. struct CommandControlBlock *ccb)
  2932. {
  2933. int rtn;
  2934. rtn = arcmsr_polling_ccbdone(acb, ccb);
  2935. return rtn;
  2936. }
  2937. static int arcmsr_abort(struct scsi_cmnd *cmd)
  2938. {
  2939. struct AdapterControlBlock *acb =
  2940. (struct AdapterControlBlock *)cmd->device->host->hostdata;
  2941. int i = 0;
  2942. int rtn = FAILED;
  2943. printk(KERN_NOTICE
  2944. "arcmsr%d: abort device command of scsi id = %d lun = %d \n",
  2945. acb->host->host_no, cmd->device->id, cmd->device->lun);
  2946. acb->acb_flags |= ACB_F_ABORT;
  2947. acb->num_aborts++;
  2948. /*
  2949. ************************************************
  2950. ** the all interrupt service routine is locked
  2951. ** we need to handle it as soon as possible and exit
  2952. ************************************************
  2953. */
  2954. if (!atomic_read(&acb->ccboutstandingcount))
  2955. return rtn;
  2956. for (i = 0; i < ARCMSR_MAX_FREECCB_NUM; i++) {
  2957. struct CommandControlBlock *ccb = acb->pccb_pool[i];
  2958. if (ccb->startdone == ARCMSR_CCB_START && ccb->pcmd == cmd) {
  2959. ccb->startdone = ARCMSR_CCB_ABORTED;
  2960. rtn = arcmsr_abort_one_cmd(acb, ccb);
  2961. break;
  2962. }
  2963. }
  2964. acb->acb_flags &= ~ACB_F_ABORT;
  2965. return rtn;
  2966. }
  2967. static const char *arcmsr_info(struct Scsi_Host *host)
  2968. {
  2969. struct AdapterControlBlock *acb =
  2970. (struct AdapterControlBlock *) host->hostdata;
  2971. static char buf[256];
  2972. char *type;
  2973. int raid6 = 1;
  2974. switch (acb->pdev->device) {
  2975. case PCI_DEVICE_ID_ARECA_1110:
  2976. case PCI_DEVICE_ID_ARECA_1200:
  2977. case PCI_DEVICE_ID_ARECA_1202:
  2978. case PCI_DEVICE_ID_ARECA_1210:
  2979. raid6 = 0;
  2980. /*FALLTHRU*/
  2981. case PCI_DEVICE_ID_ARECA_1120:
  2982. case PCI_DEVICE_ID_ARECA_1130:
  2983. case PCI_DEVICE_ID_ARECA_1160:
  2984. case PCI_DEVICE_ID_ARECA_1170:
  2985. case PCI_DEVICE_ID_ARECA_1201:
  2986. case PCI_DEVICE_ID_ARECA_1220:
  2987. case PCI_DEVICE_ID_ARECA_1230:
  2988. case PCI_DEVICE_ID_ARECA_1260:
  2989. case PCI_DEVICE_ID_ARECA_1270:
  2990. case PCI_DEVICE_ID_ARECA_1280:
  2991. type = "SATA";
  2992. break;
  2993. case PCI_DEVICE_ID_ARECA_1380:
  2994. case PCI_DEVICE_ID_ARECA_1381:
  2995. case PCI_DEVICE_ID_ARECA_1680:
  2996. case PCI_DEVICE_ID_ARECA_1681:
  2997. case PCI_DEVICE_ID_ARECA_1880:
  2998. type = "SAS";
  2999. break;
  3000. default:
  3001. type = "X-TYPE";
  3002. break;
  3003. }
  3004. sprintf(buf, "Areca %s Host Adapter RAID Controller%s\n %s",
  3005. type, raid6 ? "( RAID6 capable)" : "",
  3006. ARCMSR_DRIVER_VERSION);
  3007. return buf;
  3008. }