pasemi_mac.c 31 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306
  1. /*
  2. * Copyright (C) 2006-2007 PA Semi, Inc
  3. *
  4. * Driver for the PA Semi PWRficient onchip 1G/10G Ethernet MACs
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  18. */
  19. #include <linux/init.h>
  20. #include <linux/module.h>
  21. #include <linux/pci.h>
  22. #include <linux/interrupt.h>
  23. #include <linux/dmaengine.h>
  24. #include <linux/delay.h>
  25. #include <linux/netdevice.h>
  26. #include <linux/etherdevice.h>
  27. #include <asm/dma-mapping.h>
  28. #include <linux/in.h>
  29. #include <linux/skbuff.h>
  30. #include <linux/ip.h>
  31. #include <linux/tcp.h>
  32. #include <net/checksum.h>
  33. #include <asm/irq.h>
  34. #include "pasemi_mac.h"
  35. /* TODO list
  36. *
  37. * - Get rid of pci_{read,write}_config(), map registers with ioremap
  38. * for performance
  39. * - PHY support
  40. * - Multicast support
  41. * - Large MTU support
  42. * - Other performance improvements
  43. */
  44. /* Must be a power of two */
  45. #define RX_RING_SIZE 512
  46. #define TX_RING_SIZE 512
  47. #define DEFAULT_MSG_ENABLE \
  48. (NETIF_MSG_DRV | \
  49. NETIF_MSG_PROBE | \
  50. NETIF_MSG_LINK | \
  51. NETIF_MSG_TIMER | \
  52. NETIF_MSG_IFDOWN | \
  53. NETIF_MSG_IFUP | \
  54. NETIF_MSG_RX_ERR | \
  55. NETIF_MSG_TX_ERR)
  56. #define TX_DESC(mac, num) ((mac)->tx->desc[(num) & (TX_RING_SIZE-1)])
  57. #define TX_DESC_INFO(mac, num) ((mac)->tx->desc_info[(num) & (TX_RING_SIZE-1)])
  58. #define RX_DESC(mac, num) ((mac)->rx->desc[(num) & (RX_RING_SIZE-1)])
  59. #define RX_DESC_INFO(mac, num) ((mac)->rx->desc_info[(num) & (RX_RING_SIZE-1)])
  60. #define RX_BUFF(mac, num) ((mac)->rx->buffers[(num) & (RX_RING_SIZE-1)])
  61. #define BUF_SIZE 1646 /* 1500 MTU + ETH_HLEN + VLAN_HLEN + 2 64B cachelines */
  62. MODULE_LICENSE("GPL");
  63. MODULE_AUTHOR ("Olof Johansson <olof@lixom.net>");
  64. MODULE_DESCRIPTION("PA Semi PWRficient Ethernet driver");
  65. static int debug = -1; /* -1 == use DEFAULT_MSG_ENABLE as value */
  66. module_param(debug, int, 0);
  67. MODULE_PARM_DESC(debug, "PA Semi MAC bitmapped debugging message enable value");
  68. static struct pasdma_status *dma_status;
  69. static unsigned int read_iob_reg(struct pasemi_mac *mac, unsigned int reg)
  70. {
  71. return in_le32(mac->iob_regs+reg);
  72. }
  73. static void write_iob_reg(struct pasemi_mac *mac, unsigned int reg,
  74. unsigned int val)
  75. {
  76. out_le32(mac->iob_regs+reg, val);
  77. }
  78. static unsigned int read_mac_reg(struct pasemi_mac *mac, unsigned int reg)
  79. {
  80. return in_le32(mac->regs+reg);
  81. }
  82. static void write_mac_reg(struct pasemi_mac *mac, unsigned int reg,
  83. unsigned int val)
  84. {
  85. out_le32(mac->regs+reg, val);
  86. }
  87. static unsigned int read_dma_reg(struct pasemi_mac *mac, unsigned int reg)
  88. {
  89. return in_le32(mac->dma_regs+reg);
  90. }
  91. static void write_dma_reg(struct pasemi_mac *mac, unsigned int reg,
  92. unsigned int val)
  93. {
  94. out_le32(mac->dma_regs+reg, val);
  95. }
  96. static int pasemi_get_mac_addr(struct pasemi_mac *mac)
  97. {
  98. struct pci_dev *pdev = mac->pdev;
  99. struct device_node *dn = pci_device_to_OF_node(pdev);
  100. int len;
  101. const u8 *maddr;
  102. u8 addr[6];
  103. if (!dn) {
  104. dev_dbg(&pdev->dev,
  105. "No device node for mac, not configuring\n");
  106. return -ENOENT;
  107. }
  108. maddr = of_get_property(dn, "local-mac-address", &len);
  109. if (maddr && len == 6) {
  110. memcpy(mac->mac_addr, maddr, 6);
  111. return 0;
  112. }
  113. /* Some old versions of firmware mistakenly uses mac-address
  114. * (and as a string) instead of a byte array in local-mac-address.
  115. */
  116. if (maddr == NULL)
  117. maddr = of_get_property(dn, "mac-address", NULL);
  118. if (maddr == NULL) {
  119. dev_warn(&pdev->dev,
  120. "no mac address in device tree, not configuring\n");
  121. return -ENOENT;
  122. }
  123. if (sscanf(maddr, "%hhx:%hhx:%hhx:%hhx:%hhx:%hhx", &addr[0],
  124. &addr[1], &addr[2], &addr[3], &addr[4], &addr[5]) != 6) {
  125. dev_warn(&pdev->dev,
  126. "can't parse mac address, not configuring\n");
  127. return -EINVAL;
  128. }
  129. memcpy(mac->mac_addr, addr, 6);
  130. return 0;
  131. }
  132. static int pasemi_mac_setup_rx_resources(struct net_device *dev)
  133. {
  134. struct pasemi_mac_rxring *ring;
  135. struct pasemi_mac *mac = netdev_priv(dev);
  136. int chan_id = mac->dma_rxch;
  137. ring = kzalloc(sizeof(*ring), GFP_KERNEL);
  138. if (!ring)
  139. goto out_ring;
  140. spin_lock_init(&ring->lock);
  141. ring->desc_info = kzalloc(sizeof(struct pasemi_mac_buffer) *
  142. RX_RING_SIZE, GFP_KERNEL);
  143. if (!ring->desc_info)
  144. goto out_desc_info;
  145. /* Allocate descriptors */
  146. ring->desc = dma_alloc_coherent(&mac->dma_pdev->dev,
  147. RX_RING_SIZE *
  148. sizeof(struct pas_dma_xct_descr),
  149. &ring->dma, GFP_KERNEL);
  150. if (!ring->desc)
  151. goto out_desc;
  152. memset(ring->desc, 0, RX_RING_SIZE * sizeof(struct pas_dma_xct_descr));
  153. ring->buffers = dma_alloc_coherent(&mac->dma_pdev->dev,
  154. RX_RING_SIZE * sizeof(u64),
  155. &ring->buf_dma, GFP_KERNEL);
  156. if (!ring->buffers)
  157. goto out_buffers;
  158. memset(ring->buffers, 0, RX_RING_SIZE * sizeof(u64));
  159. write_dma_reg(mac, PAS_DMA_RXCHAN_BASEL(chan_id), PAS_DMA_RXCHAN_BASEL_BRBL(ring->dma));
  160. write_dma_reg(mac, PAS_DMA_RXCHAN_BASEU(chan_id),
  161. PAS_DMA_RXCHAN_BASEU_BRBH(ring->dma >> 32) |
  162. PAS_DMA_RXCHAN_BASEU_SIZ(RX_RING_SIZE >> 2));
  163. write_dma_reg(mac, PAS_DMA_RXCHAN_CFG(chan_id),
  164. PAS_DMA_RXCHAN_CFG_HBU(2));
  165. write_dma_reg(mac, PAS_DMA_RXINT_BASEL(mac->dma_if),
  166. PAS_DMA_RXINT_BASEL_BRBL(__pa(ring->buffers)));
  167. write_dma_reg(mac, PAS_DMA_RXINT_BASEU(mac->dma_if),
  168. PAS_DMA_RXINT_BASEU_BRBH(__pa(ring->buffers) >> 32) |
  169. PAS_DMA_RXINT_BASEU_SIZ(RX_RING_SIZE >> 3));
  170. write_dma_reg(mac, PAS_DMA_RXINT_CFG(mac->dma_if),
  171. PAS_DMA_RXINT_CFG_DHL(2));
  172. ring->next_to_fill = 0;
  173. ring->next_to_clean = 0;
  174. snprintf(ring->irq_name, sizeof(ring->irq_name),
  175. "%s rx", dev->name);
  176. mac->rx = ring;
  177. return 0;
  178. out_buffers:
  179. dma_free_coherent(&mac->dma_pdev->dev,
  180. RX_RING_SIZE * sizeof(struct pas_dma_xct_descr),
  181. mac->rx->desc, mac->rx->dma);
  182. out_desc:
  183. kfree(ring->desc_info);
  184. out_desc_info:
  185. kfree(ring);
  186. out_ring:
  187. return -ENOMEM;
  188. }
  189. static int pasemi_mac_setup_tx_resources(struct net_device *dev)
  190. {
  191. struct pasemi_mac *mac = netdev_priv(dev);
  192. u32 val;
  193. int chan_id = mac->dma_txch;
  194. struct pasemi_mac_txring *ring;
  195. ring = kzalloc(sizeof(*ring), GFP_KERNEL);
  196. if (!ring)
  197. goto out_ring;
  198. spin_lock_init(&ring->lock);
  199. ring->desc_info = kzalloc(sizeof(struct pasemi_mac_buffer) *
  200. TX_RING_SIZE, GFP_KERNEL);
  201. if (!ring->desc_info)
  202. goto out_desc_info;
  203. /* Allocate descriptors */
  204. ring->desc = dma_alloc_coherent(&mac->dma_pdev->dev,
  205. TX_RING_SIZE *
  206. sizeof(struct pas_dma_xct_descr),
  207. &ring->dma, GFP_KERNEL);
  208. if (!ring->desc)
  209. goto out_desc;
  210. memset(ring->desc, 0, TX_RING_SIZE * sizeof(struct pas_dma_xct_descr));
  211. write_dma_reg(mac, PAS_DMA_TXCHAN_BASEL(chan_id),
  212. PAS_DMA_TXCHAN_BASEL_BRBL(ring->dma));
  213. val = PAS_DMA_TXCHAN_BASEU_BRBH(ring->dma >> 32);
  214. val |= PAS_DMA_TXCHAN_BASEU_SIZ(TX_RING_SIZE >> 2);
  215. write_dma_reg(mac, PAS_DMA_TXCHAN_BASEU(chan_id), val);
  216. write_dma_reg(mac, PAS_DMA_TXCHAN_CFG(chan_id),
  217. PAS_DMA_TXCHAN_CFG_TY_IFACE |
  218. PAS_DMA_TXCHAN_CFG_TATTR(mac->dma_if) |
  219. PAS_DMA_TXCHAN_CFG_UP |
  220. PAS_DMA_TXCHAN_CFG_WT(2));
  221. ring->next_to_use = 0;
  222. ring->next_to_clean = 0;
  223. snprintf(ring->irq_name, sizeof(ring->irq_name),
  224. "%s tx", dev->name);
  225. mac->tx = ring;
  226. return 0;
  227. out_desc:
  228. kfree(ring->desc_info);
  229. out_desc_info:
  230. kfree(ring);
  231. out_ring:
  232. return -ENOMEM;
  233. }
  234. static void pasemi_mac_free_tx_resources(struct net_device *dev)
  235. {
  236. struct pasemi_mac *mac = netdev_priv(dev);
  237. unsigned int i;
  238. struct pasemi_mac_buffer *info;
  239. struct pas_dma_xct_descr *dp;
  240. for (i = 0; i < TX_RING_SIZE; i++) {
  241. info = &TX_DESC_INFO(mac, i);
  242. dp = &TX_DESC(mac, i);
  243. if (info->dma) {
  244. if (info->skb) {
  245. pci_unmap_single(mac->dma_pdev,
  246. info->dma,
  247. info->skb->len,
  248. PCI_DMA_TODEVICE);
  249. dev_kfree_skb_any(info->skb);
  250. }
  251. info->dma = 0;
  252. info->skb = NULL;
  253. dp->mactx = 0;
  254. dp->ptr = 0;
  255. }
  256. }
  257. dma_free_coherent(&mac->dma_pdev->dev,
  258. TX_RING_SIZE * sizeof(struct pas_dma_xct_descr),
  259. mac->tx->desc, mac->tx->dma);
  260. kfree(mac->tx->desc_info);
  261. kfree(mac->tx);
  262. mac->tx = NULL;
  263. }
  264. static void pasemi_mac_free_rx_resources(struct net_device *dev)
  265. {
  266. struct pasemi_mac *mac = netdev_priv(dev);
  267. unsigned int i;
  268. struct pasemi_mac_buffer *info;
  269. struct pas_dma_xct_descr *dp;
  270. for (i = 0; i < RX_RING_SIZE; i++) {
  271. info = &RX_DESC_INFO(mac, i);
  272. dp = &RX_DESC(mac, i);
  273. if (info->skb) {
  274. if (info->dma) {
  275. pci_unmap_single(mac->dma_pdev,
  276. info->dma,
  277. info->skb->len,
  278. PCI_DMA_FROMDEVICE);
  279. dev_kfree_skb_any(info->skb);
  280. }
  281. info->dma = 0;
  282. info->skb = NULL;
  283. dp->macrx = 0;
  284. dp->ptr = 0;
  285. }
  286. }
  287. dma_free_coherent(&mac->dma_pdev->dev,
  288. RX_RING_SIZE * sizeof(struct pas_dma_xct_descr),
  289. mac->rx->desc, mac->rx->dma);
  290. dma_free_coherent(&mac->dma_pdev->dev, RX_RING_SIZE * sizeof(u64),
  291. mac->rx->buffers, mac->rx->buf_dma);
  292. kfree(mac->rx->desc_info);
  293. kfree(mac->rx);
  294. mac->rx = NULL;
  295. }
  296. static void pasemi_mac_replenish_rx_ring(struct net_device *dev)
  297. {
  298. struct pasemi_mac *mac = netdev_priv(dev);
  299. unsigned int i;
  300. int start = mac->rx->next_to_fill;
  301. unsigned int limit, count;
  302. limit = (mac->rx->next_to_clean + RX_RING_SIZE -
  303. mac->rx->next_to_fill) & (RX_RING_SIZE - 1);
  304. /* Check to see if we're doing first-time setup */
  305. if (unlikely(mac->rx->next_to_clean == 0 && mac->rx->next_to_fill == 0))
  306. limit = RX_RING_SIZE;
  307. if (limit <= 0)
  308. return;
  309. i = start;
  310. for (count = limit; count; count--) {
  311. struct pasemi_mac_buffer *info = &RX_DESC_INFO(mac, i);
  312. u64 *buff = &RX_BUFF(mac, i);
  313. struct sk_buff *skb;
  314. dma_addr_t dma;
  315. /* skb might still be in there for recycle on short receives */
  316. if (info->skb)
  317. skb = info->skb;
  318. else
  319. skb = dev_alloc_skb(BUF_SIZE);
  320. if (unlikely(!skb))
  321. break;
  322. dma = pci_map_single(mac->dma_pdev, skb->data, skb->len,
  323. PCI_DMA_FROMDEVICE);
  324. if (unlikely(dma_mapping_error(dma))) {
  325. dev_kfree_skb_irq(info->skb);
  326. break;
  327. }
  328. info->skb = skb;
  329. info->dma = dma;
  330. *buff = XCT_RXB_LEN(BUF_SIZE) | XCT_RXB_ADDR(dma);
  331. i++;
  332. }
  333. wmb();
  334. write_dma_reg(mac, PAS_DMA_RXCHAN_INCR(mac->dma_rxch), limit - count);
  335. write_dma_reg(mac, PAS_DMA_RXINT_INCR(mac->dma_if), limit - count);
  336. mac->rx->next_to_fill += limit - count;
  337. }
  338. static void pasemi_mac_restart_rx_intr(struct pasemi_mac *mac)
  339. {
  340. unsigned int reg, pcnt;
  341. /* Re-enable packet count interrupts: finally
  342. * ack the packet count interrupt we got in rx_intr.
  343. */
  344. pcnt = *mac->rx_status & PAS_STATUS_PCNT_M;
  345. reg = PAS_IOB_DMA_RXCH_RESET_PCNT(pcnt) | PAS_IOB_DMA_RXCH_RESET_PINTC;
  346. write_iob_reg(mac, PAS_IOB_DMA_RXCH_RESET(mac->dma_rxch), reg);
  347. }
  348. static void pasemi_mac_restart_tx_intr(struct pasemi_mac *mac)
  349. {
  350. unsigned int reg, pcnt;
  351. /* Re-enable packet count interrupts */
  352. pcnt = *mac->tx_status & PAS_STATUS_PCNT_M;
  353. reg = PAS_IOB_DMA_TXCH_RESET_PCNT(pcnt) | PAS_IOB_DMA_TXCH_RESET_PINTC;
  354. write_iob_reg(mac, PAS_IOB_DMA_TXCH_RESET(mac->dma_txch), reg);
  355. }
  356. static int pasemi_mac_clean_rx(struct pasemi_mac *mac, int limit)
  357. {
  358. unsigned int n;
  359. int count;
  360. struct pas_dma_xct_descr *dp;
  361. struct pasemi_mac_buffer *info;
  362. struct sk_buff *skb;
  363. unsigned int i, len;
  364. u64 macrx;
  365. dma_addr_t dma;
  366. spin_lock(&mac->rx->lock);
  367. n = mac->rx->next_to_clean;
  368. for (count = limit; count; count--) {
  369. rmb();
  370. dp = &RX_DESC(mac, n);
  371. prefetchw(dp);
  372. macrx = dp->macrx;
  373. if (!(macrx & XCT_MACRX_O))
  374. break;
  375. info = NULL;
  376. /* We have to scan for our skb since there's no way
  377. * to back-map them from the descriptor, and if we
  378. * have several receive channels then they might not
  379. * show up in the same order as they were put on the
  380. * interface ring.
  381. */
  382. dma = (dp->ptr & XCT_PTR_ADDR_M);
  383. for (i = n; i < (n + RX_RING_SIZE); i++) {
  384. info = &RX_DESC_INFO(mac, i);
  385. if (info->dma == dma)
  386. break;
  387. }
  388. prefetchw(info);
  389. skb = info->skb;
  390. prefetchw(skb);
  391. info->dma = 0;
  392. pci_unmap_single(mac->dma_pdev, dma, skb->len,
  393. PCI_DMA_FROMDEVICE);
  394. len = (macrx & XCT_MACRX_LLEN_M) >> XCT_MACRX_LLEN_S;
  395. if (len < 256) {
  396. struct sk_buff *new_skb =
  397. netdev_alloc_skb(mac->netdev, len + NET_IP_ALIGN);
  398. if (new_skb) {
  399. skb_reserve(new_skb, NET_IP_ALIGN);
  400. memcpy(new_skb->data, skb->data, len);
  401. /* save the skb in buffer_info as good */
  402. skb = new_skb;
  403. }
  404. /* else just continue with the old one */
  405. } else
  406. info->skb = NULL;
  407. skb_put(skb, len);
  408. if (likely((macrx & XCT_MACRX_HTY_M) == XCT_MACRX_HTY_IPV4_OK)) {
  409. skb->ip_summed = CHECKSUM_COMPLETE;
  410. skb->csum = (macrx & XCT_MACRX_CSUM_M) >>
  411. XCT_MACRX_CSUM_S;
  412. } else
  413. skb->ip_summed = CHECKSUM_NONE;
  414. mac->stats.rx_bytes += len;
  415. mac->stats.rx_packets++;
  416. skb->protocol = eth_type_trans(skb, mac->netdev);
  417. netif_receive_skb(skb);
  418. dp->ptr = 0;
  419. dp->macrx = 0;
  420. n++;
  421. }
  422. mac->rx->next_to_clean += limit - count;
  423. pasemi_mac_replenish_rx_ring(mac->netdev);
  424. spin_unlock(&mac->rx->lock);
  425. return count;
  426. }
  427. static int pasemi_mac_clean_tx(struct pasemi_mac *mac)
  428. {
  429. int i;
  430. struct pasemi_mac_buffer *info;
  431. struct pas_dma_xct_descr *dp;
  432. int start, count;
  433. int flags;
  434. spin_lock_irqsave(&mac->tx->lock, flags);
  435. start = mac->tx->next_to_clean;
  436. count = 0;
  437. for (i = start; i < mac->tx->next_to_use; i++) {
  438. dp = &TX_DESC(mac, i);
  439. if (unlikely(dp->mactx & XCT_MACTX_O))
  440. break;
  441. count++;
  442. info = &TX_DESC_INFO(mac, i);
  443. pci_unmap_single(mac->dma_pdev, info->dma,
  444. info->skb->len, PCI_DMA_TODEVICE);
  445. dev_kfree_skb_irq(info->skb);
  446. info->skb = NULL;
  447. info->dma = 0;
  448. dp->mactx = 0;
  449. dp->ptr = 0;
  450. }
  451. mac->tx->next_to_clean += count;
  452. spin_unlock_irqrestore(&mac->tx->lock, flags);
  453. netif_wake_queue(mac->netdev);
  454. return count;
  455. }
  456. static irqreturn_t pasemi_mac_rx_intr(int irq, void *data)
  457. {
  458. struct net_device *dev = data;
  459. struct pasemi_mac *mac = netdev_priv(dev);
  460. unsigned int reg;
  461. if (!(*mac->rx_status & PAS_STATUS_CAUSE_M))
  462. return IRQ_NONE;
  463. if (*mac->rx_status & PAS_STATUS_ERROR)
  464. printk("rx_status reported error\n");
  465. /* Don't reset packet count so it won't fire again but clear
  466. * all others.
  467. */
  468. reg = 0;
  469. if (*mac->rx_status & PAS_STATUS_SOFT)
  470. reg |= PAS_IOB_DMA_RXCH_RESET_SINTC;
  471. if (*mac->rx_status & PAS_STATUS_ERROR)
  472. reg |= PAS_IOB_DMA_RXCH_RESET_DINTC;
  473. if (*mac->rx_status & PAS_STATUS_TIMER)
  474. reg |= PAS_IOB_DMA_RXCH_RESET_TINTC;
  475. netif_rx_schedule(dev, &mac->napi);
  476. write_iob_reg(mac, PAS_IOB_DMA_RXCH_RESET(mac->dma_rxch), reg);
  477. return IRQ_HANDLED;
  478. }
  479. static irqreturn_t pasemi_mac_tx_intr(int irq, void *data)
  480. {
  481. struct net_device *dev = data;
  482. struct pasemi_mac *mac = netdev_priv(dev);
  483. unsigned int reg, pcnt;
  484. if (!(*mac->tx_status & PAS_STATUS_CAUSE_M))
  485. return IRQ_NONE;
  486. pasemi_mac_clean_tx(mac);
  487. pcnt = *mac->tx_status & PAS_STATUS_PCNT_M;
  488. reg = PAS_IOB_DMA_TXCH_RESET_PCNT(pcnt) | PAS_IOB_DMA_TXCH_RESET_PINTC;
  489. if (*mac->tx_status & PAS_STATUS_SOFT)
  490. reg |= PAS_IOB_DMA_TXCH_RESET_SINTC;
  491. if (*mac->tx_status & PAS_STATUS_ERROR)
  492. reg |= PAS_IOB_DMA_TXCH_RESET_DINTC;
  493. write_iob_reg(mac, PAS_IOB_DMA_TXCH_RESET(mac->dma_txch), reg);
  494. return IRQ_HANDLED;
  495. }
  496. static void pasemi_adjust_link(struct net_device *dev)
  497. {
  498. struct pasemi_mac *mac = netdev_priv(dev);
  499. int msg;
  500. unsigned int flags;
  501. unsigned int new_flags;
  502. if (!mac->phydev->link) {
  503. /* If no link, MAC speed settings don't matter. Just report
  504. * link down and return.
  505. */
  506. if (mac->link && netif_msg_link(mac))
  507. printk(KERN_INFO "%s: Link is down.\n", dev->name);
  508. netif_carrier_off(dev);
  509. mac->link = 0;
  510. return;
  511. } else
  512. netif_carrier_on(dev);
  513. flags = read_mac_reg(mac, PAS_MAC_CFG_PCFG);
  514. new_flags = flags & ~(PAS_MAC_CFG_PCFG_HD | PAS_MAC_CFG_PCFG_SPD_M |
  515. PAS_MAC_CFG_PCFG_TSR_M);
  516. if (!mac->phydev->duplex)
  517. new_flags |= PAS_MAC_CFG_PCFG_HD;
  518. switch (mac->phydev->speed) {
  519. case 1000:
  520. new_flags |= PAS_MAC_CFG_PCFG_SPD_1G |
  521. PAS_MAC_CFG_PCFG_TSR_1G;
  522. break;
  523. case 100:
  524. new_flags |= PAS_MAC_CFG_PCFG_SPD_100M |
  525. PAS_MAC_CFG_PCFG_TSR_100M;
  526. break;
  527. case 10:
  528. new_flags |= PAS_MAC_CFG_PCFG_SPD_10M |
  529. PAS_MAC_CFG_PCFG_TSR_10M;
  530. break;
  531. default:
  532. printk("Unsupported speed %d\n", mac->phydev->speed);
  533. }
  534. /* Print on link or speed/duplex change */
  535. msg = mac->link != mac->phydev->link || flags != new_flags;
  536. mac->duplex = mac->phydev->duplex;
  537. mac->speed = mac->phydev->speed;
  538. mac->link = mac->phydev->link;
  539. if (new_flags != flags)
  540. write_mac_reg(mac, PAS_MAC_CFG_PCFG, new_flags);
  541. if (msg && netif_msg_link(mac))
  542. printk(KERN_INFO "%s: Link is up at %d Mbps, %s duplex.\n",
  543. dev->name, mac->speed, mac->duplex ? "full" : "half");
  544. }
  545. static int pasemi_mac_phy_init(struct net_device *dev)
  546. {
  547. struct pasemi_mac *mac = netdev_priv(dev);
  548. struct device_node *dn, *phy_dn;
  549. struct phy_device *phydev;
  550. unsigned int phy_id;
  551. const phandle *ph;
  552. const unsigned int *prop;
  553. struct resource r;
  554. int ret;
  555. dn = pci_device_to_OF_node(mac->pdev);
  556. ph = of_get_property(dn, "phy-handle", NULL);
  557. if (!ph)
  558. return -ENODEV;
  559. phy_dn = of_find_node_by_phandle(*ph);
  560. prop = of_get_property(phy_dn, "reg", NULL);
  561. ret = of_address_to_resource(phy_dn->parent, 0, &r);
  562. if (ret)
  563. goto err;
  564. phy_id = *prop;
  565. snprintf(mac->phy_id, BUS_ID_SIZE, PHY_ID_FMT, (int)r.start, phy_id);
  566. of_node_put(phy_dn);
  567. mac->link = 0;
  568. mac->speed = 0;
  569. mac->duplex = -1;
  570. phydev = phy_connect(dev, mac->phy_id, &pasemi_adjust_link, 0, PHY_INTERFACE_MODE_SGMII);
  571. if (IS_ERR(phydev)) {
  572. printk(KERN_ERR "%s: Could not attach to phy\n", dev->name);
  573. return PTR_ERR(phydev);
  574. }
  575. mac->phydev = phydev;
  576. return 0;
  577. err:
  578. of_node_put(phy_dn);
  579. return -ENODEV;
  580. }
  581. static int pasemi_mac_open(struct net_device *dev)
  582. {
  583. struct pasemi_mac *mac = netdev_priv(dev);
  584. int base_irq;
  585. unsigned int flags;
  586. int ret;
  587. /* enable rx section */
  588. write_dma_reg(mac, PAS_DMA_COM_RXCMD, PAS_DMA_COM_RXCMD_EN);
  589. /* enable tx section */
  590. write_dma_reg(mac, PAS_DMA_COM_TXCMD, PAS_DMA_COM_TXCMD_EN);
  591. flags = PAS_MAC_CFG_TXP_FCE | PAS_MAC_CFG_TXP_FPC(3) |
  592. PAS_MAC_CFG_TXP_SL(3) | PAS_MAC_CFG_TXP_COB(0xf) |
  593. PAS_MAC_CFG_TXP_TIFT(8) | PAS_MAC_CFG_TXP_TIFG(12);
  594. write_mac_reg(mac, PAS_MAC_CFG_TXP, flags);
  595. flags = PAS_MAC_CFG_PCFG_S1 | PAS_MAC_CFG_PCFG_PE |
  596. PAS_MAC_CFG_PCFG_PR | PAS_MAC_CFG_PCFG_CE;
  597. flags |= PAS_MAC_CFG_PCFG_TSR_1G | PAS_MAC_CFG_PCFG_SPD_1G;
  598. write_iob_reg(mac, PAS_IOB_DMA_RXCH_CFG(mac->dma_rxch),
  599. PAS_IOB_DMA_RXCH_CFG_CNTTH(0));
  600. write_iob_reg(mac, PAS_IOB_DMA_TXCH_CFG(mac->dma_txch),
  601. PAS_IOB_DMA_TXCH_CFG_CNTTH(32));
  602. /* Clear out any residual packet count state from firmware */
  603. pasemi_mac_restart_rx_intr(mac);
  604. pasemi_mac_restart_tx_intr(mac);
  605. /* 0xffffff is max value, about 16ms */
  606. write_iob_reg(mac, PAS_IOB_DMA_COM_TIMEOUTCFG,
  607. PAS_IOB_DMA_COM_TIMEOUTCFG_TCNT(0xffffff));
  608. write_mac_reg(mac, PAS_MAC_CFG_PCFG, flags);
  609. ret = pasemi_mac_setup_rx_resources(dev);
  610. if (ret)
  611. goto out_rx_resources;
  612. ret = pasemi_mac_setup_tx_resources(dev);
  613. if (ret)
  614. goto out_tx_resources;
  615. write_mac_reg(mac, PAS_MAC_IPC_CHNL,
  616. PAS_MAC_IPC_CHNL_DCHNO(mac->dma_rxch) |
  617. PAS_MAC_IPC_CHNL_BCH(mac->dma_rxch));
  618. /* enable rx if */
  619. write_dma_reg(mac, PAS_DMA_RXINT_RCMDSTA(mac->dma_if),
  620. PAS_DMA_RXINT_RCMDSTA_EN);
  621. /* enable rx channel */
  622. write_dma_reg(mac, PAS_DMA_RXCHAN_CCMDSTA(mac->dma_rxch),
  623. PAS_DMA_RXCHAN_CCMDSTA_EN |
  624. PAS_DMA_RXCHAN_CCMDSTA_DU);
  625. /* enable tx channel */
  626. write_dma_reg(mac, PAS_DMA_TXCHAN_TCMDSTA(mac->dma_txch),
  627. PAS_DMA_TXCHAN_TCMDSTA_EN);
  628. pasemi_mac_replenish_rx_ring(dev);
  629. ret = pasemi_mac_phy_init(dev);
  630. /* Some configs don't have PHYs (XAUI etc), so don't complain about
  631. * failed init due to -ENODEV.
  632. */
  633. if (ret && ret != -ENODEV)
  634. dev_warn(&mac->pdev->dev, "phy init failed: %d\n", ret);
  635. netif_start_queue(dev);
  636. napi_enable(&mac->napi);
  637. /* Interrupts are a bit different for our DMA controller: While
  638. * it's got one a regular PCI device header, the interrupt there
  639. * is really the base of the range it's using. Each tx and rx
  640. * channel has it's own interrupt source.
  641. */
  642. base_irq = virq_to_hw(mac->dma_pdev->irq);
  643. mac->tx_irq = irq_create_mapping(NULL, base_irq + mac->dma_txch);
  644. mac->rx_irq = irq_create_mapping(NULL, base_irq + 20 + mac->dma_txch);
  645. ret = request_irq(mac->tx_irq, &pasemi_mac_tx_intr, IRQF_DISABLED,
  646. mac->tx->irq_name, dev);
  647. if (ret) {
  648. dev_err(&mac->pdev->dev, "request_irq of irq %d failed: %d\n",
  649. base_irq + mac->dma_txch, ret);
  650. goto out_tx_int;
  651. }
  652. ret = request_irq(mac->rx_irq, &pasemi_mac_rx_intr, IRQF_DISABLED,
  653. mac->rx->irq_name, dev);
  654. if (ret) {
  655. dev_err(&mac->pdev->dev, "request_irq of irq %d failed: %d\n",
  656. base_irq + 20 + mac->dma_rxch, ret);
  657. goto out_rx_int;
  658. }
  659. if (mac->phydev)
  660. phy_start(mac->phydev);
  661. return 0;
  662. out_rx_int:
  663. free_irq(mac->tx_irq, dev);
  664. out_tx_int:
  665. napi_disable(&mac->napi);
  666. netif_stop_queue(dev);
  667. pasemi_mac_free_tx_resources(dev);
  668. out_tx_resources:
  669. pasemi_mac_free_rx_resources(dev);
  670. out_rx_resources:
  671. return ret;
  672. }
  673. #define MAX_RETRIES 5000
  674. static int pasemi_mac_close(struct net_device *dev)
  675. {
  676. struct pasemi_mac *mac = netdev_priv(dev);
  677. unsigned int stat;
  678. int retries;
  679. if (mac->phydev) {
  680. phy_stop(mac->phydev);
  681. phy_disconnect(mac->phydev);
  682. }
  683. netif_stop_queue(dev);
  684. napi_disable(&mac->napi);
  685. /* Clean out any pending buffers */
  686. pasemi_mac_clean_tx(mac);
  687. pasemi_mac_clean_rx(mac, RX_RING_SIZE);
  688. /* Disable interface */
  689. write_dma_reg(mac, PAS_DMA_TXCHAN_TCMDSTA(mac->dma_txch), PAS_DMA_TXCHAN_TCMDSTA_ST);
  690. write_dma_reg(mac, PAS_DMA_RXINT_RCMDSTA(mac->dma_if), PAS_DMA_RXINT_RCMDSTA_ST);
  691. write_dma_reg(mac, PAS_DMA_RXCHAN_CCMDSTA(mac->dma_rxch), PAS_DMA_RXCHAN_CCMDSTA_ST);
  692. for (retries = 0; retries < MAX_RETRIES; retries++) {
  693. stat = read_dma_reg(mac, PAS_DMA_TXCHAN_TCMDSTA(mac->dma_txch));
  694. if (!(stat & PAS_DMA_TXCHAN_TCMDSTA_ACT))
  695. break;
  696. cond_resched();
  697. }
  698. if (stat & PAS_DMA_TXCHAN_TCMDSTA_ACT)
  699. dev_err(&mac->dma_pdev->dev, "Failed to stop tx channel\n");
  700. for (retries = 0; retries < MAX_RETRIES; retries++) {
  701. stat = read_dma_reg(mac, PAS_DMA_RXCHAN_CCMDSTA(mac->dma_rxch));
  702. if (!(stat & PAS_DMA_RXCHAN_CCMDSTA_ACT))
  703. break;
  704. cond_resched();
  705. }
  706. if (stat & PAS_DMA_RXCHAN_CCMDSTA_ACT)
  707. dev_err(&mac->dma_pdev->dev, "Failed to stop rx channel\n");
  708. for (retries = 0; retries < MAX_RETRIES; retries++) {
  709. stat = read_dma_reg(mac, PAS_DMA_RXINT_RCMDSTA(mac->dma_if));
  710. if (!(stat & PAS_DMA_RXINT_RCMDSTA_ACT))
  711. break;
  712. cond_resched();
  713. }
  714. if (stat & PAS_DMA_RXINT_RCMDSTA_ACT)
  715. dev_err(&mac->dma_pdev->dev, "Failed to stop rx interface\n");
  716. /* Then, disable the channel. This must be done separately from
  717. * stopping, since you can't disable when active.
  718. */
  719. write_dma_reg(mac, PAS_DMA_TXCHAN_TCMDSTA(mac->dma_txch), 0);
  720. write_dma_reg(mac, PAS_DMA_RXCHAN_CCMDSTA(mac->dma_rxch), 0);
  721. write_dma_reg(mac, PAS_DMA_RXINT_RCMDSTA(mac->dma_if), 0);
  722. free_irq(mac->tx_irq, dev);
  723. free_irq(mac->rx_irq, dev);
  724. /* Free resources */
  725. pasemi_mac_free_rx_resources(dev);
  726. pasemi_mac_free_tx_resources(dev);
  727. return 0;
  728. }
  729. static int pasemi_mac_start_tx(struct sk_buff *skb, struct net_device *dev)
  730. {
  731. struct pasemi_mac *mac = netdev_priv(dev);
  732. struct pasemi_mac_txring *txring;
  733. struct pasemi_mac_buffer *info;
  734. struct pas_dma_xct_descr *dp;
  735. u64 dflags, mactx, ptr;
  736. dma_addr_t map;
  737. int flags;
  738. dflags = XCT_MACTX_O | XCT_MACTX_ST | XCT_MACTX_SS | XCT_MACTX_CRC_PAD;
  739. if (skb->ip_summed == CHECKSUM_PARTIAL) {
  740. const unsigned char *nh = skb_network_header(skb);
  741. switch (ip_hdr(skb)->protocol) {
  742. case IPPROTO_TCP:
  743. dflags |= XCT_MACTX_CSUM_TCP;
  744. dflags |= XCT_MACTX_IPH(skb_network_header_len(skb) >> 2);
  745. dflags |= XCT_MACTX_IPO(nh - skb->data);
  746. break;
  747. case IPPROTO_UDP:
  748. dflags |= XCT_MACTX_CSUM_UDP;
  749. dflags |= XCT_MACTX_IPH(skb_network_header_len(skb) >> 2);
  750. dflags |= XCT_MACTX_IPO(nh - skb->data);
  751. break;
  752. }
  753. }
  754. map = pci_map_single(mac->dma_pdev, skb->data, skb->len, PCI_DMA_TODEVICE);
  755. if (dma_mapping_error(map))
  756. return NETDEV_TX_BUSY;
  757. mactx = dflags | XCT_MACTX_LLEN(skb->len);
  758. ptr = XCT_PTR_LEN(skb->len) | XCT_PTR_ADDR(map);
  759. txring = mac->tx;
  760. spin_lock_irqsave(&txring->lock, flags);
  761. if (txring->next_to_clean - txring->next_to_use == TX_RING_SIZE) {
  762. spin_unlock_irqrestore(&txring->lock, flags);
  763. pasemi_mac_clean_tx(mac);
  764. pasemi_mac_restart_tx_intr(mac);
  765. spin_lock_irqsave(&txring->lock, flags);
  766. if (txring->next_to_clean - txring->next_to_use ==
  767. TX_RING_SIZE) {
  768. /* Still no room -- stop the queue and wait for tx
  769. * intr when there's room.
  770. */
  771. netif_stop_queue(dev);
  772. goto out_err;
  773. }
  774. }
  775. dp = &TX_DESC(mac, txring->next_to_use);
  776. info = &TX_DESC_INFO(mac, txring->next_to_use);
  777. dp->mactx = mactx;
  778. dp->ptr = ptr;
  779. info->dma = map;
  780. info->skb = skb;
  781. txring->next_to_use++;
  782. mac->stats.tx_packets++;
  783. mac->stats.tx_bytes += skb->len;
  784. spin_unlock_irqrestore(&txring->lock, flags);
  785. write_dma_reg(mac, PAS_DMA_TXCHAN_INCR(mac->dma_txch), 1);
  786. return NETDEV_TX_OK;
  787. out_err:
  788. spin_unlock_irqrestore(&txring->lock, flags);
  789. pci_unmap_single(mac->dma_pdev, map, skb->len, PCI_DMA_TODEVICE);
  790. return NETDEV_TX_BUSY;
  791. }
  792. static struct net_device_stats *pasemi_mac_get_stats(struct net_device *dev)
  793. {
  794. struct pasemi_mac *mac = netdev_priv(dev);
  795. return &mac->stats;
  796. }
  797. static void pasemi_mac_set_rx_mode(struct net_device *dev)
  798. {
  799. struct pasemi_mac *mac = netdev_priv(dev);
  800. unsigned int flags;
  801. flags = read_mac_reg(mac, PAS_MAC_CFG_PCFG);
  802. /* Set promiscuous */
  803. if (dev->flags & IFF_PROMISC)
  804. flags |= PAS_MAC_CFG_PCFG_PR;
  805. else
  806. flags &= ~PAS_MAC_CFG_PCFG_PR;
  807. write_mac_reg(mac, PAS_MAC_CFG_PCFG, flags);
  808. }
  809. static int pasemi_mac_poll(struct napi_struct *napi, int budget)
  810. {
  811. struct pasemi_mac *mac = container_of(napi, struct pasemi_mac, napi);
  812. struct net_device *dev = mac->netdev;
  813. int pkts;
  814. pkts = pasemi_mac_clean_rx(mac, budget);
  815. if (pkts < budget) {
  816. /* all done, no more packets present */
  817. netif_rx_complete(dev, napi);
  818. pasemi_mac_restart_rx_intr(mac);
  819. }
  820. return pkts;
  821. }
  822. static void __iomem * __devinit map_onedev(struct pci_dev *p, int index)
  823. {
  824. struct device_node *dn;
  825. void __iomem *ret;
  826. dn = pci_device_to_OF_node(p);
  827. if (!dn)
  828. goto fallback;
  829. ret = of_iomap(dn, index);
  830. if (!ret)
  831. goto fallback;
  832. return ret;
  833. fallback:
  834. /* This is hardcoded and ugly, but we have some firmware versions
  835. * that don't provide the register space in the device tree. Luckily
  836. * they are at well-known locations so we can just do the math here.
  837. */
  838. return ioremap(0xe0000000 + (p->devfn << 12), 0x2000);
  839. }
  840. static int __devinit pasemi_mac_map_regs(struct pasemi_mac *mac)
  841. {
  842. struct resource res;
  843. struct device_node *dn;
  844. int err;
  845. mac->dma_pdev = pci_get_device(PCI_VENDOR_ID_PASEMI, 0xa007, NULL);
  846. if (!mac->dma_pdev) {
  847. dev_err(&mac->pdev->dev, "Can't find DMA Controller\n");
  848. return -ENODEV;
  849. }
  850. mac->iob_pdev = pci_get_device(PCI_VENDOR_ID_PASEMI, 0xa001, NULL);
  851. if (!mac->iob_pdev) {
  852. dev_err(&mac->pdev->dev, "Can't find I/O Bridge\n");
  853. return -ENODEV;
  854. }
  855. mac->regs = map_onedev(mac->pdev, 0);
  856. mac->dma_regs = map_onedev(mac->dma_pdev, 0);
  857. mac->iob_regs = map_onedev(mac->iob_pdev, 0);
  858. if (!mac->regs || !mac->dma_regs || !mac->iob_regs) {
  859. dev_err(&mac->pdev->dev, "Can't map registers\n");
  860. return -ENODEV;
  861. }
  862. /* The dma status structure is located in the I/O bridge, and
  863. * is cache coherent.
  864. */
  865. if (!dma_status) {
  866. dn = pci_device_to_OF_node(mac->iob_pdev);
  867. if (dn)
  868. err = of_address_to_resource(dn, 1, &res);
  869. if (!dn || err) {
  870. /* Fallback for old firmware */
  871. res.start = 0xfd800000;
  872. res.end = res.start + 0x1000;
  873. }
  874. dma_status = __ioremap(res.start, res.end-res.start, 0);
  875. }
  876. return 0;
  877. }
  878. static int __devinit
  879. pasemi_mac_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  880. {
  881. static int index = 0;
  882. struct net_device *dev;
  883. struct pasemi_mac *mac;
  884. int err;
  885. err = pci_enable_device(pdev);
  886. if (err)
  887. return err;
  888. dev = alloc_etherdev(sizeof(struct pasemi_mac));
  889. if (dev == NULL) {
  890. dev_err(&pdev->dev,
  891. "pasemi_mac: Could not allocate ethernet device.\n");
  892. err = -ENOMEM;
  893. goto out_disable_device;
  894. }
  895. SET_MODULE_OWNER(dev);
  896. pci_set_drvdata(pdev, dev);
  897. SET_NETDEV_DEV(dev, &pdev->dev);
  898. mac = netdev_priv(dev);
  899. mac->pdev = pdev;
  900. mac->netdev = dev;
  901. netif_napi_add(dev, &mac->napi, pasemi_mac_poll, 64);
  902. dev->features = NETIF_F_HW_CSUM;
  903. /* These should come out of the device tree eventually */
  904. mac->dma_txch = index;
  905. mac->dma_rxch = index;
  906. /* We probe GMAC before XAUI, but the DMA interfaces are
  907. * in XAUI, GMAC order.
  908. */
  909. if (index < 4)
  910. mac->dma_if = index + 2;
  911. else
  912. mac->dma_if = index - 4;
  913. index++;
  914. switch (pdev->device) {
  915. case 0xa005:
  916. mac->type = MAC_TYPE_GMAC;
  917. break;
  918. case 0xa006:
  919. mac->type = MAC_TYPE_XAUI;
  920. break;
  921. default:
  922. err = -ENODEV;
  923. goto out;
  924. }
  925. /* get mac addr from device tree */
  926. if (pasemi_get_mac_addr(mac) || !is_valid_ether_addr(mac->mac_addr)) {
  927. err = -ENODEV;
  928. goto out;
  929. }
  930. memcpy(dev->dev_addr, mac->mac_addr, sizeof(mac->mac_addr));
  931. dev->open = pasemi_mac_open;
  932. dev->stop = pasemi_mac_close;
  933. dev->hard_start_xmit = pasemi_mac_start_tx;
  934. dev->get_stats = pasemi_mac_get_stats;
  935. dev->set_multicast_list = pasemi_mac_set_rx_mode;
  936. err = pasemi_mac_map_regs(mac);
  937. if (err)
  938. goto out;
  939. mac->rx_status = &dma_status->rx_sta[mac->dma_rxch];
  940. mac->tx_status = &dma_status->tx_sta[mac->dma_txch];
  941. mac->msg_enable = netif_msg_init(debug, DEFAULT_MSG_ENABLE);
  942. /* Enable most messages by default */
  943. mac->msg_enable = (NETIF_MSG_IFUP << 1 ) - 1;
  944. err = register_netdev(dev);
  945. if (err) {
  946. dev_err(&mac->pdev->dev, "register_netdev failed with error %d\n",
  947. err);
  948. goto out;
  949. } else
  950. printk(KERN_INFO "%s: PA Semi %s: intf %d, txch %d, rxch %d, "
  951. "hw addr %02x:%02x:%02x:%02x:%02x:%02x\n",
  952. dev->name, mac->type == MAC_TYPE_GMAC ? "GMAC" : "XAUI",
  953. mac->dma_if, mac->dma_txch, mac->dma_rxch,
  954. dev->dev_addr[0], dev->dev_addr[1], dev->dev_addr[2],
  955. dev->dev_addr[3], dev->dev_addr[4], dev->dev_addr[5]);
  956. return err;
  957. out:
  958. if (mac->iob_pdev)
  959. pci_dev_put(mac->iob_pdev);
  960. if (mac->dma_pdev)
  961. pci_dev_put(mac->dma_pdev);
  962. if (mac->dma_regs)
  963. iounmap(mac->dma_regs);
  964. if (mac->iob_regs)
  965. iounmap(mac->iob_regs);
  966. if (mac->regs)
  967. iounmap(mac->regs);
  968. free_netdev(dev);
  969. out_disable_device:
  970. pci_disable_device(pdev);
  971. return err;
  972. }
  973. static void __devexit pasemi_mac_remove(struct pci_dev *pdev)
  974. {
  975. struct net_device *netdev = pci_get_drvdata(pdev);
  976. struct pasemi_mac *mac;
  977. if (!netdev)
  978. return;
  979. mac = netdev_priv(netdev);
  980. unregister_netdev(netdev);
  981. pci_disable_device(pdev);
  982. pci_dev_put(mac->dma_pdev);
  983. pci_dev_put(mac->iob_pdev);
  984. iounmap(mac->regs);
  985. iounmap(mac->dma_regs);
  986. iounmap(mac->iob_regs);
  987. pci_set_drvdata(pdev, NULL);
  988. free_netdev(netdev);
  989. }
  990. static struct pci_device_id pasemi_mac_pci_tbl[] = {
  991. { PCI_DEVICE(PCI_VENDOR_ID_PASEMI, 0xa005) },
  992. { PCI_DEVICE(PCI_VENDOR_ID_PASEMI, 0xa006) },
  993. { },
  994. };
  995. MODULE_DEVICE_TABLE(pci, pasemi_mac_pci_tbl);
  996. static struct pci_driver pasemi_mac_driver = {
  997. .name = "pasemi_mac",
  998. .id_table = pasemi_mac_pci_tbl,
  999. .probe = pasemi_mac_probe,
  1000. .remove = __devexit_p(pasemi_mac_remove),
  1001. };
  1002. static void __exit pasemi_mac_cleanup_module(void)
  1003. {
  1004. pci_unregister_driver(&pasemi_mac_driver);
  1005. __iounmap(dma_status);
  1006. dma_status = NULL;
  1007. }
  1008. int pasemi_mac_init_module(void)
  1009. {
  1010. return pci_register_driver(&pasemi_mac_driver);
  1011. }
  1012. module_init(pasemi_mac_init_module);
  1013. module_exit(pasemi_mac_cleanup_module);