cx88-dvb.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831
  1. /*
  2. *
  3. * device driver for Conexant 2388x based TV cards
  4. * MPEG Transport Stream (DVB) routines
  5. *
  6. * (c) 2004, 2005 Chris Pascoe <c.pascoe@itee.uq.edu.au>
  7. * (c) 2004 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  22. */
  23. #include <linux/module.h>
  24. #include <linux/init.h>
  25. #include <linux/device.h>
  26. #include <linux/fs.h>
  27. #include <linux/kthread.h>
  28. #include <linux/file.h>
  29. #include <linux/suspend.h>
  30. #include "cx88.h"
  31. #include "dvb-pll.h"
  32. #include <media/v4l2-common.h>
  33. #ifdef HAVE_MT352
  34. # include "mt352.h"
  35. # include "mt352_priv.h"
  36. # ifdef HAVE_VP3054_I2C
  37. # include "cx88-vp3054-i2c.h"
  38. # endif
  39. #endif
  40. #ifdef HAVE_ZL10353
  41. # include "zl10353.h"
  42. #endif
  43. #ifdef HAVE_CX22702
  44. # include "cx22702.h"
  45. #endif
  46. #ifdef HAVE_OR51132
  47. # include "or51132.h"
  48. #endif
  49. #ifdef HAVE_LGDT330X
  50. # include "lgdt330x.h"
  51. #endif
  52. #ifdef HAVE_NXT200X
  53. # include "nxt200x.h"
  54. #endif
  55. #ifdef HAVE_CX24123
  56. # include "cx24123.h"
  57. #endif
  58. MODULE_DESCRIPTION("driver for cx2388x based DVB cards");
  59. MODULE_AUTHOR("Chris Pascoe <c.pascoe@itee.uq.edu.au>");
  60. MODULE_AUTHOR("Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]");
  61. MODULE_LICENSE("GPL");
  62. static unsigned int debug = 0;
  63. module_param(debug, int, 0644);
  64. MODULE_PARM_DESC(debug,"enable debug messages [dvb]");
  65. #define dprintk(level,fmt, arg...) if (debug >= level) \
  66. printk(KERN_DEBUG "%s/2-dvb: " fmt, dev->core->name , ## arg)
  67. /* ------------------------------------------------------------------ */
  68. static int dvb_buf_setup(struct videobuf_queue *q,
  69. unsigned int *count, unsigned int *size)
  70. {
  71. struct cx8802_dev *dev = q->priv_data;
  72. dev->ts_packet_size = 188 * 4;
  73. dev->ts_packet_count = 32;
  74. *size = dev->ts_packet_size * dev->ts_packet_count;
  75. *count = 32;
  76. return 0;
  77. }
  78. static int dvb_buf_prepare(struct videobuf_queue *q, struct videobuf_buffer *vb,
  79. enum v4l2_field field)
  80. {
  81. struct cx8802_dev *dev = q->priv_data;
  82. return cx8802_buf_prepare(q, dev, (struct cx88_buffer*)vb,field);
  83. }
  84. static void dvb_buf_queue(struct videobuf_queue *q, struct videobuf_buffer *vb)
  85. {
  86. struct cx8802_dev *dev = q->priv_data;
  87. cx8802_buf_queue(dev, (struct cx88_buffer*)vb);
  88. }
  89. static void dvb_buf_release(struct videobuf_queue *q, struct videobuf_buffer *vb)
  90. {
  91. cx88_free_buffer(q, (struct cx88_buffer*)vb);
  92. }
  93. static struct videobuf_queue_ops dvb_qops = {
  94. .buf_setup = dvb_buf_setup,
  95. .buf_prepare = dvb_buf_prepare,
  96. .buf_queue = dvb_buf_queue,
  97. .buf_release = dvb_buf_release,
  98. };
  99. /* ------------------------------------------------------------------ */
  100. #if defined(HAVE_MT352) || defined(HAVE_ZL10353)
  101. static int zarlink_pll_set(struct dvb_frontend *fe,
  102. struct dvb_frontend_parameters *params,
  103. u8 *pllbuf)
  104. {
  105. struct cx8802_dev *dev = fe->dvb->priv;
  106. pllbuf[0] = dev->core->pll_addr << 1;
  107. dvb_pll_configure(dev->core->pll_desc, pllbuf + 1,
  108. params->frequency,
  109. params->u.ofdm.bandwidth);
  110. return 0;
  111. }
  112. #endif
  113. #ifdef HAVE_MT352
  114. static int dvico_fusionhdtv_demod_init(struct dvb_frontend* fe)
  115. {
  116. static u8 clock_config [] = { CLOCK_CTL, 0x38, 0x39 };
  117. static u8 reset [] = { RESET, 0x80 };
  118. static u8 adc_ctl_1_cfg [] = { ADC_CTL_1, 0x40 };
  119. static u8 agc_cfg [] = { AGC_TARGET, 0x24, 0x20 };
  120. static u8 gpp_ctl_cfg [] = { GPP_CTL, 0x33 };
  121. static u8 capt_range_cfg[] = { CAPT_RANGE, 0x32 };
  122. mt352_write(fe, clock_config, sizeof(clock_config));
  123. udelay(200);
  124. mt352_write(fe, reset, sizeof(reset));
  125. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  126. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  127. mt352_write(fe, gpp_ctl_cfg, sizeof(gpp_ctl_cfg));
  128. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  129. return 0;
  130. }
  131. static int dvico_dual_demod_init(struct dvb_frontend *fe)
  132. {
  133. static u8 clock_config [] = { CLOCK_CTL, 0x38, 0x38 };
  134. static u8 reset [] = { RESET, 0x80 };
  135. static u8 adc_ctl_1_cfg [] = { ADC_CTL_1, 0x40 };
  136. static u8 agc_cfg [] = { AGC_TARGET, 0x28, 0x20 };
  137. static u8 gpp_ctl_cfg [] = { GPP_CTL, 0x33 };
  138. static u8 capt_range_cfg[] = { CAPT_RANGE, 0x32 };
  139. mt352_write(fe, clock_config, sizeof(clock_config));
  140. udelay(200);
  141. mt352_write(fe, reset, sizeof(reset));
  142. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  143. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  144. mt352_write(fe, gpp_ctl_cfg, sizeof(gpp_ctl_cfg));
  145. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  146. return 0;
  147. }
  148. static int dntv_live_dvbt_demod_init(struct dvb_frontend* fe)
  149. {
  150. static u8 clock_config [] = { 0x89, 0x38, 0x39 };
  151. static u8 reset [] = { 0x50, 0x80 };
  152. static u8 adc_ctl_1_cfg [] = { 0x8E, 0x40 };
  153. static u8 agc_cfg [] = { 0x67, 0x10, 0x23, 0x00, 0xFF, 0xFF,
  154. 0x00, 0xFF, 0x00, 0x40, 0x40 };
  155. static u8 dntv_extra[] = { 0xB5, 0x7A };
  156. static u8 capt_range_cfg[] = { 0x75, 0x32 };
  157. mt352_write(fe, clock_config, sizeof(clock_config));
  158. udelay(2000);
  159. mt352_write(fe, reset, sizeof(reset));
  160. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  161. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  162. udelay(2000);
  163. mt352_write(fe, dntv_extra, sizeof(dntv_extra));
  164. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  165. return 0;
  166. }
  167. static struct mt352_config dvico_fusionhdtv = {
  168. .demod_address = 0x0F,
  169. .demod_init = dvico_fusionhdtv_demod_init,
  170. .pll_set = zarlink_pll_set,
  171. };
  172. static struct mt352_config dntv_live_dvbt_config = {
  173. .demod_address = 0x0f,
  174. .demod_init = dntv_live_dvbt_demod_init,
  175. .pll_set = zarlink_pll_set,
  176. };
  177. static struct mt352_config dvico_fusionhdtv_dual = {
  178. .demod_address = 0x0F,
  179. .demod_init = dvico_dual_demod_init,
  180. .pll_set = zarlink_pll_set,
  181. };
  182. #ifdef HAVE_VP3054_I2C
  183. static int dntv_live_dvbt_pro_demod_init(struct dvb_frontend* fe)
  184. {
  185. static u8 clock_config [] = { 0x89, 0x38, 0x38 };
  186. static u8 reset [] = { 0x50, 0x80 };
  187. static u8 adc_ctl_1_cfg [] = { 0x8E, 0x40 };
  188. static u8 agc_cfg [] = { 0x67, 0x10, 0x20, 0x00, 0xFF, 0xFF,
  189. 0x00, 0xFF, 0x00, 0x40, 0x40 };
  190. static u8 dntv_extra[] = { 0xB5, 0x7A };
  191. static u8 capt_range_cfg[] = { 0x75, 0x32 };
  192. mt352_write(fe, clock_config, sizeof(clock_config));
  193. udelay(2000);
  194. mt352_write(fe, reset, sizeof(reset));
  195. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  196. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  197. udelay(2000);
  198. mt352_write(fe, dntv_extra, sizeof(dntv_extra));
  199. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  200. return 0;
  201. }
  202. static int philips_fmd1216_pll_init(struct dvb_frontend *fe)
  203. {
  204. struct cx8802_dev *dev= fe->dvb->priv;
  205. /* this message is to set up ATC and ALC */
  206. static u8 fmd1216_init[] = { 0x0b, 0xdc, 0x9c, 0xa0 };
  207. struct i2c_msg msg =
  208. { .addr = dev->core->pll_addr, .flags = 0,
  209. .buf = fmd1216_init, .len = sizeof(fmd1216_init) };
  210. int err;
  211. if ((err = i2c_transfer(&dev->core->i2c_adap, &msg, 1)) != 1) {
  212. if (err < 0)
  213. return err;
  214. else
  215. return -EREMOTEIO;
  216. }
  217. return 0;
  218. }
  219. static int dntv_live_dvbt_pro_pll_set(struct dvb_frontend* fe,
  220. struct dvb_frontend_parameters* params,
  221. u8* pllbuf)
  222. {
  223. struct cx8802_dev *dev= fe->dvb->priv;
  224. struct i2c_msg msg =
  225. { .addr = dev->core->pll_addr, .flags = 0,
  226. .buf = pllbuf+1, .len = 4 };
  227. int err;
  228. /* Switch PLL to DVB mode */
  229. err = philips_fmd1216_pll_init(fe);
  230. if (err)
  231. return err;
  232. /* Tune PLL */
  233. pllbuf[0] = dev->core->pll_addr << 1;
  234. dvb_pll_configure(dev->core->pll_desc, pllbuf+1,
  235. params->frequency,
  236. params->u.ofdm.bandwidth);
  237. if ((err = i2c_transfer(&dev->core->i2c_adap, &msg, 1)) != 1) {
  238. printk(KERN_WARNING "cx88-dvb: %s error "
  239. "(addr %02x <- %02x, err = %i)\n",
  240. __FUNCTION__, pllbuf[0], pllbuf[1], err);
  241. if (err < 0)
  242. return err;
  243. else
  244. return -EREMOTEIO;
  245. }
  246. return 0;
  247. }
  248. static struct mt352_config dntv_live_dvbt_pro_config = {
  249. .demod_address = 0x0f,
  250. .no_tuner = 1,
  251. .demod_init = dntv_live_dvbt_pro_demod_init,
  252. .pll_set = dntv_live_dvbt_pro_pll_set,
  253. };
  254. #endif
  255. #endif
  256. #ifdef HAVE_ZL10353
  257. static int dvico_hybrid_tune_pll(struct dvb_frontend *fe,
  258. struct dvb_frontend_parameters *params,
  259. u8 *pllbuf)
  260. {
  261. struct cx8802_dev *dev= fe->dvb->priv;
  262. struct i2c_msg msg =
  263. { .addr = dev->core->pll_addr, .flags = 0,
  264. .buf = pllbuf + 1, .len = 4 };
  265. int err;
  266. pllbuf[0] = dev->core->pll_addr << 1;
  267. dvb_pll_configure(dev->core->pll_desc, pllbuf + 1,
  268. params->frequency,
  269. params->u.ofdm.bandwidth);
  270. if ((err = i2c_transfer(&dev->core->i2c_adap, &msg, 1)) != 1) {
  271. printk(KERN_WARNING "cx88-dvb: %s error "
  272. "(addr %02x <- %02x, err = %i)\n",
  273. __FUNCTION__, pllbuf[0], pllbuf[1], err);
  274. if (err < 0)
  275. return err;
  276. else
  277. return -EREMOTEIO;
  278. }
  279. return 0;
  280. }
  281. static struct zl10353_config dvico_fusionhdtv_hybrid = {
  282. .demod_address = 0x0F,
  283. .pll_set = dvico_hybrid_tune_pll,
  284. };
  285. static struct zl10353_config dvico_fusionhdtv_plus_v1_1 = {
  286. .demod_address = 0x0F,
  287. .pll_set = zarlink_pll_set,
  288. };
  289. #endif
  290. #ifdef HAVE_CX22702
  291. static struct cx22702_config connexant_refboard_config = {
  292. .demod_address = 0x43,
  293. .output_mode = CX22702_SERIAL_OUTPUT,
  294. .pll_address = 0x60,
  295. .pll_desc = &dvb_pll_thomson_dtt7579,
  296. };
  297. static struct cx22702_config hauppauge_novat_config = {
  298. .demod_address = 0x43,
  299. .output_mode = CX22702_SERIAL_OUTPUT,
  300. .pll_address = 0x61,
  301. .pll_desc = &dvb_pll_thomson_dtt759x,
  302. };
  303. static struct cx22702_config hauppauge_hvr1100_config = {
  304. .demod_address = 0x63,
  305. .output_mode = CX22702_SERIAL_OUTPUT,
  306. .pll_address = 0x61,
  307. .pll_desc = &dvb_pll_fmd1216me,
  308. };
  309. #endif
  310. #ifdef HAVE_OR51132
  311. static int or51132_set_ts_param(struct dvb_frontend* fe,
  312. int is_punctured)
  313. {
  314. struct cx8802_dev *dev= fe->dvb->priv;
  315. dev->ts_gen_cntrl = is_punctured ? 0x04 : 0x00;
  316. return 0;
  317. }
  318. static struct or51132_config pchdtv_hd3000 = {
  319. .demod_address = 0x15,
  320. .pll_address = 0x61,
  321. .pll_desc = &dvb_pll_thomson_dtt761x,
  322. .set_ts_params = or51132_set_ts_param,
  323. };
  324. #endif
  325. #ifdef HAVE_LGDT330X
  326. static int lgdt330x_pll_set(struct dvb_frontend* fe,
  327. struct dvb_frontend_parameters* params)
  328. {
  329. /* FIXME make this routine use the tuner-simple code.
  330. * It could probably be shared with a number of ATSC
  331. * frontends. Many share the same tuner with analog TV. */
  332. struct cx8802_dev *dev= fe->dvb->priv;
  333. struct cx88_core *core = dev->core;
  334. u8 buf[4];
  335. struct i2c_msg msg =
  336. { .addr = dev->core->pll_addr, .flags = 0, .buf = buf, .len = 4 };
  337. int err;
  338. /* Put the analog decoder in standby to keep it quiet */
  339. cx88_call_i2c_clients (dev->core, TUNER_SET_STANDBY, NULL);
  340. dvb_pll_configure(core->pll_desc, buf, params->frequency, 0);
  341. dprintk(1, "%s: tuner at 0x%02x bytes: 0x%02x 0x%02x 0x%02x 0x%02x\n",
  342. __FUNCTION__, msg.addr, buf[0],buf[1],buf[2],buf[3]);
  343. if ((err = i2c_transfer(&core->i2c_adap, &msg, 1)) != 1) {
  344. printk(KERN_WARNING "cx88-dvb: %s error "
  345. "(addr %02x <- %02x, err = %i)\n",
  346. __FUNCTION__, buf[0], buf[1], err);
  347. if (err < 0)
  348. return err;
  349. else
  350. return -EREMOTEIO;
  351. }
  352. if (core->tuner_type == TUNER_LG_TDVS_H062F) {
  353. /* Set the Auxiliary Byte. */
  354. buf[2] &= ~0x20;
  355. buf[2] |= 0x18;
  356. buf[3] = 0x50;
  357. i2c_transfer(&core->i2c_adap, &msg, 1);
  358. }
  359. return 0;
  360. }
  361. static int lgdt330x_pll_rf_set(struct dvb_frontend* fe, int index)
  362. {
  363. struct cx8802_dev *dev= fe->dvb->priv;
  364. struct cx88_core *core = dev->core;
  365. dprintk(1, "%s: index = %d\n", __FUNCTION__, index);
  366. if (index == 0)
  367. cx_clear(MO_GP0_IO, 8);
  368. else
  369. cx_set(MO_GP0_IO, 8);
  370. return 0;
  371. }
  372. static int lgdt330x_set_ts_param(struct dvb_frontend* fe, int is_punctured)
  373. {
  374. struct cx8802_dev *dev= fe->dvb->priv;
  375. if (is_punctured)
  376. dev->ts_gen_cntrl |= 0x04;
  377. else
  378. dev->ts_gen_cntrl &= ~0x04;
  379. return 0;
  380. }
  381. static struct lgdt330x_config fusionhdtv_3_gold = {
  382. .demod_address = 0x0e,
  383. .demod_chip = LGDT3302,
  384. .serial_mpeg = 0x04, /* TPSERIAL for 3302 in TOP_CONTROL */
  385. .pll_set = lgdt330x_pll_set,
  386. .set_ts_params = lgdt330x_set_ts_param,
  387. };
  388. static struct lgdt330x_config fusionhdtv_5_gold = {
  389. .demod_address = 0x0e,
  390. .demod_chip = LGDT3303,
  391. .serial_mpeg = 0x40, /* TPSERIAL for 3303 in TOP_CONTROL */
  392. .pll_set = lgdt330x_pll_set,
  393. .set_ts_params = lgdt330x_set_ts_param,
  394. };
  395. #endif
  396. #ifdef HAVE_NXT200X
  397. static int nxt200x_set_ts_param(struct dvb_frontend* fe,
  398. int is_punctured)
  399. {
  400. struct cx8802_dev *dev= fe->dvb->priv;
  401. dev->ts_gen_cntrl = is_punctured ? 0x04 : 0x00;
  402. return 0;
  403. }
  404. static int nxt200x_set_pll_input(u8* buf, int input)
  405. {
  406. if (input)
  407. buf[3] |= 0x08;
  408. else
  409. buf[3] &= ~0x08;
  410. return 0;
  411. }
  412. static struct nxt200x_config ati_hdtvwonder = {
  413. .demod_address = 0x0a,
  414. .pll_address = 0x61,
  415. .pll_desc = &dvb_pll_tuv1236d,
  416. .set_pll_input = nxt200x_set_pll_input,
  417. .set_ts_params = nxt200x_set_ts_param,
  418. };
  419. #endif
  420. #ifdef HAVE_CX24123
  421. static int cx24123_set_ts_param(struct dvb_frontend* fe,
  422. int is_punctured)
  423. {
  424. struct cx8802_dev *dev= fe->dvb->priv;
  425. dev->ts_gen_cntrl = 0x2;
  426. return 0;
  427. }
  428. static void cx24123_enable_lnb_voltage(struct dvb_frontend* fe, int on)
  429. {
  430. struct cx8802_dev *dev= fe->dvb->priv;
  431. struct cx88_core *core = dev->core;
  432. if (on)
  433. cx_write(MO_GP0_IO, 0x000006f9);
  434. else
  435. cx_write(MO_GP0_IO, 0x000006fB);
  436. }
  437. static struct cx24123_config hauppauge_novas_config = {
  438. .demod_address = 0x55,
  439. .use_isl6421 = 1,
  440. .set_ts_params = cx24123_set_ts_param,
  441. };
  442. static struct cx24123_config kworld_dvbs_100_config = {
  443. .demod_address = 0x15,
  444. .use_isl6421 = 0,
  445. .set_ts_params = cx24123_set_ts_param,
  446. .enable_lnb_voltage = cx24123_enable_lnb_voltage,
  447. };
  448. #endif
  449. static int dvb_register(struct cx8802_dev *dev)
  450. {
  451. /* init struct videobuf_dvb */
  452. dev->dvb.name = dev->core->name;
  453. dev->ts_gen_cntrl = 0x0c;
  454. /* init frontend */
  455. switch (dev->core->board) {
  456. #ifdef HAVE_CX22702
  457. case CX88_BOARD_HAUPPAUGE_DVB_T1:
  458. dev->dvb.frontend = cx22702_attach(&hauppauge_novat_config,
  459. &dev->core->i2c_adap);
  460. break;
  461. case CX88_BOARD_TERRATEC_CINERGY_1400_DVB_T1:
  462. case CX88_BOARD_CONEXANT_DVB_T1:
  463. case CX88_BOARD_KWORLD_DVB_T_CX22702:
  464. case CX88_BOARD_WINFAST_DTV1000:
  465. dev->dvb.frontend = cx22702_attach(&connexant_refboard_config,
  466. &dev->core->i2c_adap);
  467. break;
  468. case CX88_BOARD_HAUPPAUGE_HVR1100:
  469. case CX88_BOARD_HAUPPAUGE_HVR1100LP:
  470. dev->dvb.frontend = cx22702_attach(&hauppauge_hvr1100_config,
  471. &dev->core->i2c_adap);
  472. break;
  473. #endif
  474. #if defined(HAVE_MT352) || defined(HAVE_ZL10353)
  475. case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_PLUS:
  476. dev->core->pll_addr = 0x60;
  477. dev->core->pll_desc = &dvb_pll_thomson_dtt7579;
  478. #ifdef HAVE_MT352
  479. dev->dvb.frontend = mt352_attach(&dvico_fusionhdtv,
  480. &dev->core->i2c_adap);
  481. if (dev->dvb.frontend != NULL)
  482. break;
  483. #endif
  484. #ifdef HAVE_ZL10353
  485. /* ZL10353 replaces MT352 on later cards */
  486. dev->dvb.frontend = zl10353_attach(&dvico_fusionhdtv_plus_v1_1,
  487. &dev->core->i2c_adap);
  488. #endif
  489. break;
  490. #endif /* HAVE_MT352 || HAVE_ZL10353 */
  491. #ifdef HAVE_MT352
  492. case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T1:
  493. dev->core->pll_addr = 0x61;
  494. dev->core->pll_desc = &dvb_pll_lg_z201;
  495. dev->dvb.frontend = mt352_attach(&dvico_fusionhdtv,
  496. &dev->core->i2c_adap);
  497. break;
  498. case CX88_BOARD_KWORLD_DVB_T:
  499. case CX88_BOARD_DNTV_LIVE_DVB_T:
  500. case CX88_BOARD_ADSTECH_DVB_T_PCI:
  501. dev->core->pll_addr = 0x61;
  502. dev->core->pll_desc = &dvb_pll_unknown_1;
  503. dev->dvb.frontend = mt352_attach(&dntv_live_dvbt_config,
  504. &dev->core->i2c_adap);
  505. break;
  506. case CX88_BOARD_DNTV_LIVE_DVB_T_PRO:
  507. #ifdef HAVE_VP3054_I2C
  508. dev->core->pll_addr = 0x61;
  509. dev->core->pll_desc = &dvb_pll_fmd1216me;
  510. dev->dvb.frontend = mt352_attach(&dntv_live_dvbt_pro_config,
  511. &((struct vp3054_i2c_state *)dev->card_priv)->adap);
  512. #else
  513. printk("%s: built without vp3054 support\n", dev->core->name);
  514. #endif
  515. break;
  516. case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL:
  517. /* The tin box says DEE1601, but it seems to be DTT7579
  518. * compatible, with a slightly different MT352 AGC gain. */
  519. dev->core->pll_addr = 0x61;
  520. dev->core->pll_desc = &dvb_pll_thomson_dtt7579;
  521. dev->dvb.frontend = mt352_attach(&dvico_fusionhdtv_dual,
  522. &dev->core->i2c_adap);
  523. break;
  524. #endif
  525. #ifdef HAVE_ZL10353
  526. case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_HYBRID:
  527. dev->core->pll_addr = 0x61;
  528. dev->core->pll_desc = &dvb_pll_thomson_fe6600;
  529. dev->dvb.frontend = zl10353_attach(&dvico_fusionhdtv_hybrid,
  530. &dev->core->i2c_adap);
  531. break;
  532. #endif
  533. #ifdef HAVE_OR51132
  534. case CX88_BOARD_PCHDTV_HD3000:
  535. dev->dvb.frontend = or51132_attach(&pchdtv_hd3000,
  536. &dev->core->i2c_adap);
  537. break;
  538. #endif
  539. #ifdef HAVE_LGDT330X
  540. case CX88_BOARD_DVICO_FUSIONHDTV_3_GOLD_Q:
  541. dev->ts_gen_cntrl = 0x08;
  542. {
  543. /* Do a hardware reset of chip before using it. */
  544. struct cx88_core *core = dev->core;
  545. cx_clear(MO_GP0_IO, 1);
  546. mdelay(100);
  547. cx_set(MO_GP0_IO, 1);
  548. mdelay(200);
  549. /* Select RF connector callback */
  550. fusionhdtv_3_gold.pll_rf_set = lgdt330x_pll_rf_set;
  551. dev->core->pll_addr = 0x61;
  552. dev->core->pll_desc = &dvb_pll_microtune_4042;
  553. dev->dvb.frontend = lgdt330x_attach(&fusionhdtv_3_gold,
  554. &dev->core->i2c_adap);
  555. }
  556. break;
  557. case CX88_BOARD_DVICO_FUSIONHDTV_3_GOLD_T:
  558. dev->ts_gen_cntrl = 0x08;
  559. {
  560. /* Do a hardware reset of chip before using it. */
  561. struct cx88_core *core = dev->core;
  562. cx_clear(MO_GP0_IO, 1);
  563. mdelay(100);
  564. cx_set(MO_GP0_IO, 9);
  565. mdelay(200);
  566. dev->core->pll_addr = 0x61;
  567. dev->core->pll_desc = &dvb_pll_thomson_dtt761x;
  568. dev->dvb.frontend = lgdt330x_attach(&fusionhdtv_3_gold,
  569. &dev->core->i2c_adap);
  570. }
  571. break;
  572. case CX88_BOARD_DVICO_FUSIONHDTV_5_GOLD:
  573. dev->ts_gen_cntrl = 0x08;
  574. {
  575. /* Do a hardware reset of chip before using it. */
  576. struct cx88_core *core = dev->core;
  577. cx_clear(MO_GP0_IO, 1);
  578. mdelay(100);
  579. cx_set(MO_GP0_IO, 1);
  580. mdelay(200);
  581. dev->core->pll_addr = 0x61;
  582. dev->core->pll_desc = &dvb_pll_tdvs_tua6034;
  583. dev->dvb.frontend = lgdt330x_attach(&fusionhdtv_5_gold,
  584. &dev->core->i2c_adap);
  585. }
  586. break;
  587. #endif
  588. #ifdef HAVE_NXT200X
  589. case CX88_BOARD_ATI_HDTVWONDER:
  590. dev->dvb.frontend = nxt200x_attach(&ati_hdtvwonder,
  591. &dev->core->i2c_adap);
  592. break;
  593. #endif
  594. #ifdef HAVE_CX24123
  595. case CX88_BOARD_HAUPPAUGE_NOVASPLUS_S1:
  596. case CX88_BOARD_HAUPPAUGE_NOVASE2_S1:
  597. dev->dvb.frontend = cx24123_attach(&hauppauge_novas_config,
  598. &dev->core->i2c_adap);
  599. break;
  600. case CX88_BOARD_KWORLD_DVBS_100:
  601. dev->dvb.frontend = cx24123_attach(&kworld_dvbs_100_config,
  602. &dev->core->i2c_adap);
  603. break;
  604. #endif
  605. default:
  606. printk("%s: The frontend of your DVB/ATSC card isn't supported yet\n",
  607. dev->core->name);
  608. break;
  609. }
  610. if (NULL == dev->dvb.frontend) {
  611. printk("%s: frontend initialization failed\n",dev->core->name);
  612. return -1;
  613. }
  614. if (dev->core->pll_desc) {
  615. dev->dvb.frontend->ops->info.frequency_min = dev->core->pll_desc->min;
  616. dev->dvb.frontend->ops->info.frequency_max = dev->core->pll_desc->max;
  617. }
  618. /* Put the analog decoder in standby to keep it quiet */
  619. cx88_call_i2c_clients (dev->core, TUNER_SET_STANDBY, NULL);
  620. /* register everything */
  621. return videobuf_dvb_register(&dev->dvb, THIS_MODULE, dev);
  622. }
  623. /* ----------------------------------------------------------- */
  624. static int __devinit dvb_probe(struct pci_dev *pci_dev,
  625. const struct pci_device_id *pci_id)
  626. {
  627. struct cx8802_dev *dev;
  628. struct cx88_core *core;
  629. int err;
  630. /* general setup */
  631. core = cx88_core_get(pci_dev);
  632. if (NULL == core)
  633. return -EINVAL;
  634. err = -ENODEV;
  635. if (!cx88_boards[core->board].dvb)
  636. goto fail_core;
  637. err = -ENOMEM;
  638. dev = kzalloc(sizeof(*dev),GFP_KERNEL);
  639. if (NULL == dev)
  640. goto fail_core;
  641. dev->pci = pci_dev;
  642. dev->core = core;
  643. err = cx8802_init_common(dev);
  644. if (0 != err)
  645. goto fail_free;
  646. #ifdef HAVE_VP3054_I2C
  647. err = vp3054_i2c_probe(dev);
  648. if (0 != err)
  649. goto fail_free;
  650. #endif
  651. /* dvb stuff */
  652. printk("%s/2: cx2388x based dvb card\n", core->name);
  653. videobuf_queue_init(&dev->dvb.dvbq, &dvb_qops,
  654. dev->pci, &dev->slock,
  655. V4L2_BUF_TYPE_VIDEO_CAPTURE,
  656. V4L2_FIELD_TOP,
  657. sizeof(struct cx88_buffer),
  658. dev);
  659. err = dvb_register(dev);
  660. if (0 != err)
  661. goto fail_fini;
  662. /* Maintain a reference to cx88-video can query the 8802 device. */
  663. core->dvbdev = dev;
  664. return 0;
  665. fail_fini:
  666. cx8802_fini_common(dev);
  667. fail_free:
  668. kfree(dev);
  669. fail_core:
  670. cx88_core_put(core,pci_dev);
  671. return err;
  672. }
  673. static void __devexit dvb_remove(struct pci_dev *pci_dev)
  674. {
  675. struct cx8802_dev *dev = pci_get_drvdata(pci_dev);
  676. /* Destroy any 8802 reference. */
  677. dev->core->dvbdev = NULL;
  678. /* dvb */
  679. videobuf_dvb_unregister(&dev->dvb);
  680. #ifdef HAVE_VP3054_I2C
  681. vp3054_i2c_remove(dev);
  682. #endif
  683. /* common */
  684. cx8802_fini_common(dev);
  685. cx88_core_put(dev->core,dev->pci);
  686. kfree(dev);
  687. }
  688. static struct pci_device_id cx8802_pci_tbl[] = {
  689. {
  690. .vendor = 0x14f1,
  691. .device = 0x8802,
  692. .subvendor = PCI_ANY_ID,
  693. .subdevice = PCI_ANY_ID,
  694. },{
  695. /* --- end of list --- */
  696. }
  697. };
  698. MODULE_DEVICE_TABLE(pci, cx8802_pci_tbl);
  699. static struct pci_driver dvb_pci_driver = {
  700. .name = "cx88-dvb",
  701. .id_table = cx8802_pci_tbl,
  702. .probe = dvb_probe,
  703. .remove = __devexit_p(dvb_remove),
  704. .suspend = cx8802_suspend_common,
  705. .resume = cx8802_resume_common,
  706. };
  707. static int dvb_init(void)
  708. {
  709. printk(KERN_INFO "cx2388x dvb driver version %d.%d.%d loaded\n",
  710. (CX88_VERSION_CODE >> 16) & 0xff,
  711. (CX88_VERSION_CODE >> 8) & 0xff,
  712. CX88_VERSION_CODE & 0xff);
  713. #ifdef SNAPSHOT
  714. printk(KERN_INFO "cx2388x: snapshot date %04d-%02d-%02d\n",
  715. SNAPSHOT/10000, (SNAPSHOT/100)%100, SNAPSHOT%100);
  716. #endif
  717. return pci_register_driver(&dvb_pci_driver);
  718. }
  719. static void dvb_fini(void)
  720. {
  721. pci_unregister_driver(&dvb_pci_driver);
  722. }
  723. module_init(dvb_init);
  724. module_exit(dvb_fini);
  725. /*
  726. * Local variables:
  727. * c-basic-offset: 8
  728. * compile-command: "make DVB=1"
  729. * End:
  730. */