ohci-pci.c 8.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359
  1. /*
  2. * OHCI HCD (Host Controller Driver) for USB.
  3. *
  4. * (C) Copyright 1999 Roman Weissgaerber <weissg@vienna.at>
  5. * (C) Copyright 2000-2002 David Brownell <dbrownell@users.sourceforge.net>
  6. *
  7. * [ Initialisation is based on Linus' ]
  8. * [ uhci code and gregs ohci fragments ]
  9. * [ (C) Copyright 1999 Linus Torvalds ]
  10. * [ (C) Copyright 1999 Gregory P. Smith]
  11. *
  12. * PCI Bus Glue
  13. *
  14. * This file is licenced under the GPL.
  15. */
  16. #ifndef CONFIG_PCI
  17. #error "This file is PCI bus glue. CONFIG_PCI must be defined."
  18. #endif
  19. #include <linux/pci.h>
  20. #include <linux/io.h>
  21. /*-------------------------------------------------------------------------*/
  22. static int broken_suspend(struct usb_hcd *hcd)
  23. {
  24. device_init_wakeup(&hcd->self.root_hub->dev, 0);
  25. return 0;
  26. }
  27. /* AMD 756, for most chips (early revs), corrupts register
  28. * values on read ... so enable the vendor workaround.
  29. */
  30. static int ohci_quirk_amd756(struct usb_hcd *hcd)
  31. {
  32. struct ohci_hcd *ohci = hcd_to_ohci (hcd);
  33. ohci->flags = OHCI_QUIRK_AMD756;
  34. ohci_dbg (ohci, "AMD756 erratum 4 workaround\n");
  35. /* also erratum 10 (suspend/resume issues) */
  36. return broken_suspend(hcd);
  37. }
  38. /* Apple's OHCI driver has a lot of bizarre workarounds
  39. * for this chip. Evidently control and bulk lists
  40. * can get confused. (B&W G3 models, and ...)
  41. */
  42. static int ohci_quirk_opti(struct usb_hcd *hcd)
  43. {
  44. struct ohci_hcd *ohci = hcd_to_ohci (hcd);
  45. ohci_dbg (ohci, "WARNING: OPTi workarounds unavailable\n");
  46. return 0;
  47. }
  48. /* Check for NSC87560. We have to look at the bridge (fn1) to
  49. * identify the USB (fn2). This quirk might apply to more or
  50. * even all NSC stuff.
  51. */
  52. static int ohci_quirk_ns(struct usb_hcd *hcd)
  53. {
  54. struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
  55. struct pci_dev *b;
  56. b = pci_get_slot (pdev->bus, PCI_DEVFN (PCI_SLOT (pdev->devfn), 1));
  57. if (b && b->device == PCI_DEVICE_ID_NS_87560_LIO
  58. && b->vendor == PCI_VENDOR_ID_NS) {
  59. struct ohci_hcd *ohci = hcd_to_ohci (hcd);
  60. ohci->flags |= OHCI_QUIRK_SUPERIO;
  61. ohci_dbg (ohci, "Using NSC SuperIO setup\n");
  62. }
  63. pci_dev_put(b);
  64. return 0;
  65. }
  66. /* Check for Compaq's ZFMicro chipset, which needs short
  67. * delays before control or bulk queues get re-activated
  68. * in finish_unlinks()
  69. */
  70. static int ohci_quirk_zfmicro(struct usb_hcd *hcd)
  71. {
  72. struct ohci_hcd *ohci = hcd_to_ohci (hcd);
  73. ohci->flags |= OHCI_QUIRK_ZFMICRO;
  74. ohci_dbg(ohci, "enabled Compaq ZFMicro chipset quirks\n");
  75. return 0;
  76. }
  77. /* Check for Toshiba SCC OHCI which has big endian registers
  78. * and little endian in memory data structures
  79. */
  80. static int ohci_quirk_toshiba_scc(struct usb_hcd *hcd)
  81. {
  82. struct ohci_hcd *ohci = hcd_to_ohci (hcd);
  83. /* That chip is only present in the southbridge of some
  84. * cell based platforms which are supposed to select
  85. * CONFIG_USB_OHCI_BIG_ENDIAN_MMIO. We verify here if
  86. * that was the case though.
  87. */
  88. #ifdef CONFIG_USB_OHCI_BIG_ENDIAN_MMIO
  89. ohci->flags |= OHCI_QUIRK_BE_MMIO;
  90. ohci_dbg (ohci, "enabled big endian Toshiba quirk\n");
  91. return 0;
  92. #else
  93. ohci_err (ohci, "unsupported big endian Toshiba quirk\n");
  94. return -ENXIO;
  95. #endif
  96. }
  97. /* Check for NEC chip and apply quirk for allegedly lost interrupts.
  98. */
  99. static void ohci_quirk_nec_worker(struct work_struct *work)
  100. {
  101. struct ohci_hcd *ohci = container_of(work, struct ohci_hcd, nec_work);
  102. int status;
  103. status = ohci_restart(ohci);
  104. if (status != 0)
  105. ohci_err(ohci, "Restarting NEC controller failed in %s, %d\n",
  106. "ohci_restart", status);
  107. }
  108. static int ohci_quirk_nec(struct usb_hcd *hcd)
  109. {
  110. struct ohci_hcd *ohci = hcd_to_ohci (hcd);
  111. ohci->flags |= OHCI_QUIRK_NEC;
  112. INIT_WORK(&ohci->nec_work, ohci_quirk_nec_worker);
  113. ohci_dbg (ohci, "enabled NEC chipset lost interrupt quirk\n");
  114. return 0;
  115. }
  116. static int ohci_quirk_amd700(struct usb_hcd *hcd)
  117. {
  118. struct ohci_hcd *ohci = hcd_to_ohci(hcd);
  119. struct pci_dev *amd_smbus_dev;
  120. u8 rev;
  121. if (usb_amd_find_chipset_info())
  122. ohci->flags |= OHCI_QUIRK_AMD_PLL;
  123. amd_smbus_dev = pci_get_device(PCI_VENDOR_ID_ATI,
  124. PCI_DEVICE_ID_ATI_SBX00_SMBUS, NULL);
  125. if (!amd_smbus_dev)
  126. return 0;
  127. rev = amd_smbus_dev->revision;
  128. /* SB800 needs pre-fetch fix */
  129. if ((rev >= 0x40) && (rev <= 0x4f)) {
  130. ohci->flags |= OHCI_QUIRK_AMD_PREFETCH;
  131. ohci_dbg(ohci, "enabled AMD prefetch quirk\n");
  132. }
  133. pci_dev_put(amd_smbus_dev);
  134. amd_smbus_dev = NULL;
  135. return 0;
  136. }
  137. /* List of quirks for OHCI */
  138. static const struct pci_device_id ohci_pci_quirks[] = {
  139. {
  140. PCI_DEVICE(PCI_VENDOR_ID_AMD, 0x740c),
  141. .driver_data = (unsigned long)ohci_quirk_amd756,
  142. },
  143. {
  144. PCI_DEVICE(PCI_VENDOR_ID_OPTI, 0xc861),
  145. .driver_data = (unsigned long)ohci_quirk_opti,
  146. },
  147. {
  148. PCI_DEVICE(PCI_VENDOR_ID_NS, PCI_ANY_ID),
  149. .driver_data = (unsigned long)ohci_quirk_ns,
  150. },
  151. {
  152. PCI_DEVICE(PCI_VENDOR_ID_COMPAQ, 0xa0f8),
  153. .driver_data = (unsigned long)ohci_quirk_zfmicro,
  154. },
  155. {
  156. PCI_DEVICE(PCI_VENDOR_ID_TOSHIBA_2, 0x01b6),
  157. .driver_data = (unsigned long)ohci_quirk_toshiba_scc,
  158. },
  159. {
  160. PCI_DEVICE(PCI_VENDOR_ID_NEC, PCI_DEVICE_ID_NEC_USB),
  161. .driver_data = (unsigned long)ohci_quirk_nec,
  162. },
  163. {
  164. /* Toshiba portege 4000 */
  165. .vendor = PCI_VENDOR_ID_AL,
  166. .device = 0x5237,
  167. .subvendor = PCI_VENDOR_ID_TOSHIBA,
  168. .subdevice = 0x0004,
  169. .driver_data = (unsigned long) broken_suspend,
  170. },
  171. {
  172. PCI_DEVICE(PCI_VENDOR_ID_ITE, 0x8152),
  173. .driver_data = (unsigned long) broken_suspend,
  174. },
  175. {
  176. PCI_DEVICE(PCI_VENDOR_ID_ATI, 0x4397),
  177. .driver_data = (unsigned long)ohci_quirk_amd700,
  178. },
  179. {
  180. PCI_DEVICE(PCI_VENDOR_ID_ATI, 0x4398),
  181. .driver_data = (unsigned long)ohci_quirk_amd700,
  182. },
  183. {
  184. PCI_DEVICE(PCI_VENDOR_ID_ATI, 0x4399),
  185. .driver_data = (unsigned long)ohci_quirk_amd700,
  186. },
  187. /* FIXME for some of the early AMD 760 southbridges, OHCI
  188. * won't work at all. blacklist them.
  189. */
  190. {},
  191. };
  192. static int ohci_pci_reset (struct usb_hcd *hcd)
  193. {
  194. struct ohci_hcd *ohci = hcd_to_ohci (hcd);
  195. int ret = 0;
  196. if (hcd->self.controller) {
  197. struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
  198. const struct pci_device_id *quirk_id;
  199. quirk_id = pci_match_id(ohci_pci_quirks, pdev);
  200. if (quirk_id != NULL) {
  201. int (*quirk)(struct usb_hcd *ohci);
  202. quirk = (void *)quirk_id->driver_data;
  203. ret = quirk(hcd);
  204. }
  205. }
  206. if (ret == 0) {
  207. ohci_hcd_init (ohci);
  208. return ohci_init (ohci);
  209. }
  210. return ret;
  211. }
  212. static int ohci_pci_start (struct usb_hcd *hcd)
  213. {
  214. struct ohci_hcd *ohci = hcd_to_ohci (hcd);
  215. int ret;
  216. #ifdef CONFIG_PM /* avoid warnings about unused pdev */
  217. if (hcd->self.controller) {
  218. struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
  219. /* RWC may not be set for add-in PCI cards, since boot
  220. * firmware probably ignored them. This transfers PCI
  221. * PM wakeup capabilities.
  222. */
  223. if (device_can_wakeup(&pdev->dev))
  224. ohci->hc_control |= OHCI_CTRL_RWC;
  225. }
  226. #endif /* CONFIG_PM */
  227. ret = ohci_run (ohci);
  228. if (ret < 0) {
  229. ohci_err (ohci, "can't start\n");
  230. ohci_stop (hcd);
  231. }
  232. return ret;
  233. }
  234. /*-------------------------------------------------------------------------*/
  235. static const struct hc_driver ohci_pci_hc_driver = {
  236. .description = hcd_name,
  237. .product_desc = "OHCI Host Controller",
  238. .hcd_priv_size = sizeof(struct ohci_hcd),
  239. /*
  240. * generic hardware linkage
  241. */
  242. .irq = ohci_irq,
  243. .flags = HCD_MEMORY | HCD_USB11,
  244. /*
  245. * basic lifecycle operations
  246. */
  247. .reset = ohci_pci_reset,
  248. .start = ohci_pci_start,
  249. .stop = ohci_stop,
  250. .shutdown = ohci_shutdown,
  251. #ifdef CONFIG_PM
  252. .pci_suspend = ohci_suspend,
  253. .pci_resume = ohci_resume,
  254. #endif
  255. /*
  256. * managing i/o requests and associated device resources
  257. */
  258. .urb_enqueue = ohci_urb_enqueue,
  259. .urb_dequeue = ohci_urb_dequeue,
  260. .endpoint_disable = ohci_endpoint_disable,
  261. /*
  262. * scheduling support
  263. */
  264. .get_frame_number = ohci_get_frame,
  265. /*
  266. * root hub support
  267. */
  268. .hub_status_data = ohci_hub_status_data,
  269. .hub_control = ohci_hub_control,
  270. #ifdef CONFIG_PM
  271. .bus_suspend = ohci_bus_suspend,
  272. .bus_resume = ohci_bus_resume,
  273. #endif
  274. .start_port_reset = ohci_start_port_reset,
  275. };
  276. /*-------------------------------------------------------------------------*/
  277. static const struct pci_device_id pci_ids [] = { {
  278. /* handle any USB OHCI controller */
  279. PCI_DEVICE_CLASS(PCI_CLASS_SERIAL_USB_OHCI, ~0),
  280. .driver_data = (unsigned long) &ohci_pci_hc_driver,
  281. }, {
  282. /* The device in the ConneXT I/O hub has no class reg */
  283. PCI_VDEVICE(STMICRO, PCI_DEVICE_ID_STMICRO_USB_OHCI),
  284. .driver_data = (unsigned long) &ohci_pci_hc_driver,
  285. }, { /* end: all zeroes */ }
  286. };
  287. MODULE_DEVICE_TABLE (pci, pci_ids);
  288. /* pci driver glue; this is a "new style" PCI driver module */
  289. static struct pci_driver ohci_pci_driver = {
  290. .name = (char *) hcd_name,
  291. .id_table = pci_ids,
  292. .probe = usb_hcd_pci_probe,
  293. .remove = usb_hcd_pci_remove,
  294. .shutdown = usb_hcd_pci_shutdown,
  295. #ifdef CONFIG_PM_SLEEP
  296. .driver = {
  297. .pm = &usb_hcd_pci_pm_ops
  298. },
  299. #endif
  300. };