qdio_main.c 37 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571
  1. /*
  2. * linux/drivers/s390/cio/qdio_main.c
  3. *
  4. * Linux for s390 qdio support, buffer handling, qdio API and module support.
  5. *
  6. * Copyright 2000,2008 IBM Corp.
  7. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>
  8. * Jan Glauber <jang@linux.vnet.ibm.com>
  9. * 2.6 cio integration by Cornelia Huck <cornelia.huck@de.ibm.com>
  10. */
  11. #include <linux/module.h>
  12. #include <linux/init.h>
  13. #include <linux/kernel.h>
  14. #include <linux/timer.h>
  15. #include <linux/delay.h>
  16. #include <asm/atomic.h>
  17. #include <asm/debug.h>
  18. #include <asm/qdio.h>
  19. #include "cio.h"
  20. #include "css.h"
  21. #include "device.h"
  22. #include "qdio.h"
  23. #include "qdio_debug.h"
  24. #include "qdio_perf.h"
  25. MODULE_AUTHOR("Utz Bacher <utz.bacher@de.ibm.com>,"\
  26. "Jan Glauber <jang@linux.vnet.ibm.com>");
  27. MODULE_DESCRIPTION("QDIO base support");
  28. MODULE_LICENSE("GPL");
  29. static inline int do_siga_sync(struct subchannel_id schid,
  30. unsigned int out_mask, unsigned int in_mask)
  31. {
  32. register unsigned long __fc asm ("0") = 2;
  33. register struct subchannel_id __schid asm ("1") = schid;
  34. register unsigned long out asm ("2") = out_mask;
  35. register unsigned long in asm ("3") = in_mask;
  36. int cc;
  37. asm volatile(
  38. " siga 0\n"
  39. " ipm %0\n"
  40. " srl %0,28\n"
  41. : "=d" (cc)
  42. : "d" (__fc), "d" (__schid), "d" (out), "d" (in) : "cc");
  43. return cc;
  44. }
  45. static inline int do_siga_input(struct subchannel_id schid, unsigned int mask)
  46. {
  47. register unsigned long __fc asm ("0") = 1;
  48. register struct subchannel_id __schid asm ("1") = schid;
  49. register unsigned long __mask asm ("2") = mask;
  50. int cc;
  51. asm volatile(
  52. " siga 0\n"
  53. " ipm %0\n"
  54. " srl %0,28\n"
  55. : "=d" (cc)
  56. : "d" (__fc), "d" (__schid), "d" (__mask) : "cc", "memory");
  57. return cc;
  58. }
  59. /**
  60. * do_siga_output - perform SIGA-w/wt function
  61. * @schid: subchannel id or in case of QEBSM the subchannel token
  62. * @mask: which output queues to process
  63. * @bb: busy bit indicator, set only if SIGA-w/wt could not access a buffer
  64. * @fc: function code to perform
  65. *
  66. * Returns cc or QDIO_ERROR_SIGA_ACCESS_EXCEPTION.
  67. * Note: For IQDC unicast queues only the highest priority queue is processed.
  68. */
  69. static inline int do_siga_output(unsigned long schid, unsigned long mask,
  70. unsigned int *bb, unsigned int fc)
  71. {
  72. register unsigned long __fc asm("0") = fc;
  73. register unsigned long __schid asm("1") = schid;
  74. register unsigned long __mask asm("2") = mask;
  75. int cc = QDIO_ERROR_SIGA_ACCESS_EXCEPTION;
  76. asm volatile(
  77. " siga 0\n"
  78. "0: ipm %0\n"
  79. " srl %0,28\n"
  80. "1:\n"
  81. EX_TABLE(0b, 1b)
  82. : "+d" (cc), "+d" (__fc), "+d" (__schid), "+d" (__mask)
  83. : : "cc", "memory");
  84. *bb = ((unsigned int) __fc) >> 31;
  85. return cc;
  86. }
  87. static inline int qdio_check_ccq(struct qdio_q *q, unsigned int ccq)
  88. {
  89. /* all done or next buffer state different */
  90. if (ccq == 0 || ccq == 32)
  91. return 0;
  92. /* not all buffers processed */
  93. if (ccq == 96 || ccq == 97)
  94. return 1;
  95. /* notify devices immediately */
  96. DBF_ERROR("%4x ccq:%3d", SCH_NO(q), ccq);
  97. return -EIO;
  98. }
  99. /**
  100. * qdio_do_eqbs - extract buffer states for QEBSM
  101. * @q: queue to manipulate
  102. * @state: state of the extracted buffers
  103. * @start: buffer number to start at
  104. * @count: count of buffers to examine
  105. * @auto_ack: automatically acknowledge buffers
  106. *
  107. * Returns the number of successfully extracted equal buffer states.
  108. * Stops processing if a state is different from the last buffers state.
  109. */
  110. static int qdio_do_eqbs(struct qdio_q *q, unsigned char *state,
  111. int start, int count, int auto_ack)
  112. {
  113. unsigned int ccq = 0;
  114. int tmp_count = count, tmp_start = start;
  115. int nr = q->nr;
  116. int rc;
  117. BUG_ON(!q->irq_ptr->sch_token);
  118. qdio_perf_stat_inc(&perf_stats.debug_eqbs_all);
  119. if (!q->is_input_q)
  120. nr += q->irq_ptr->nr_input_qs;
  121. again:
  122. ccq = do_eqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count,
  123. auto_ack);
  124. rc = qdio_check_ccq(q, ccq);
  125. /* At least one buffer was processed, return and extract the remaining
  126. * buffers later.
  127. */
  128. if ((ccq == 96) && (count != tmp_count)) {
  129. qdio_perf_stat_inc(&perf_stats.debug_eqbs_incomplete);
  130. return (count - tmp_count);
  131. }
  132. if (rc == 1) {
  133. DBF_DEV_EVENT(DBF_WARN, q->irq_ptr, "EQBS again:%2d", ccq);
  134. goto again;
  135. }
  136. if (rc < 0) {
  137. DBF_ERROR("%4x EQBS ERROR", SCH_NO(q));
  138. DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
  139. q->handler(q->irq_ptr->cdev,
  140. QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
  141. 0, -1, -1, q->irq_ptr->int_parm);
  142. return 0;
  143. }
  144. return count - tmp_count;
  145. }
  146. /**
  147. * qdio_do_sqbs - set buffer states for QEBSM
  148. * @q: queue to manipulate
  149. * @state: new state of the buffers
  150. * @start: first buffer number to change
  151. * @count: how many buffers to change
  152. *
  153. * Returns the number of successfully changed buffers.
  154. * Does retrying until the specified count of buffer states is set or an
  155. * error occurs.
  156. */
  157. static int qdio_do_sqbs(struct qdio_q *q, unsigned char state, int start,
  158. int count)
  159. {
  160. unsigned int ccq = 0;
  161. int tmp_count = count, tmp_start = start;
  162. int nr = q->nr;
  163. int rc;
  164. if (!count)
  165. return 0;
  166. BUG_ON(!q->irq_ptr->sch_token);
  167. qdio_perf_stat_inc(&perf_stats.debug_sqbs_all);
  168. if (!q->is_input_q)
  169. nr += q->irq_ptr->nr_input_qs;
  170. again:
  171. ccq = do_sqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count);
  172. rc = qdio_check_ccq(q, ccq);
  173. if (rc == 1) {
  174. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "SQBS again:%2d", ccq);
  175. qdio_perf_stat_inc(&perf_stats.debug_sqbs_incomplete);
  176. goto again;
  177. }
  178. if (rc < 0) {
  179. DBF_ERROR("%4x SQBS ERROR", SCH_NO(q));
  180. DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
  181. q->handler(q->irq_ptr->cdev,
  182. QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
  183. 0, -1, -1, q->irq_ptr->int_parm);
  184. return 0;
  185. }
  186. WARN_ON(tmp_count);
  187. return count - tmp_count;
  188. }
  189. /* returns number of examined buffers and their common state in *state */
  190. static inline int get_buf_states(struct qdio_q *q, unsigned int bufnr,
  191. unsigned char *state, unsigned int count,
  192. int auto_ack)
  193. {
  194. unsigned char __state = 0;
  195. int i;
  196. BUG_ON(bufnr > QDIO_MAX_BUFFERS_MASK);
  197. BUG_ON(count > QDIO_MAX_BUFFERS_PER_Q);
  198. if (is_qebsm(q))
  199. return qdio_do_eqbs(q, state, bufnr, count, auto_ack);
  200. for (i = 0; i < count; i++) {
  201. if (!__state)
  202. __state = q->slsb.val[bufnr];
  203. else if (q->slsb.val[bufnr] != __state)
  204. break;
  205. bufnr = next_buf(bufnr);
  206. }
  207. *state = __state;
  208. return i;
  209. }
  210. static inline int get_buf_state(struct qdio_q *q, unsigned int bufnr,
  211. unsigned char *state, int auto_ack)
  212. {
  213. return get_buf_states(q, bufnr, state, 1, auto_ack);
  214. }
  215. /* wrap-around safe setting of slsb states, returns number of changed buffers */
  216. static inline int set_buf_states(struct qdio_q *q, int bufnr,
  217. unsigned char state, int count)
  218. {
  219. int i;
  220. BUG_ON(bufnr > QDIO_MAX_BUFFERS_MASK);
  221. BUG_ON(count > QDIO_MAX_BUFFERS_PER_Q);
  222. if (is_qebsm(q))
  223. return qdio_do_sqbs(q, state, bufnr, count);
  224. for (i = 0; i < count; i++) {
  225. xchg(&q->slsb.val[bufnr], state);
  226. bufnr = next_buf(bufnr);
  227. }
  228. return count;
  229. }
  230. static inline int set_buf_state(struct qdio_q *q, int bufnr,
  231. unsigned char state)
  232. {
  233. return set_buf_states(q, bufnr, state, 1);
  234. }
  235. /* set slsb states to initial state */
  236. void qdio_init_buf_states(struct qdio_irq *irq_ptr)
  237. {
  238. struct qdio_q *q;
  239. int i;
  240. for_each_input_queue(irq_ptr, q, i)
  241. set_buf_states(q, 0, SLSB_P_INPUT_NOT_INIT,
  242. QDIO_MAX_BUFFERS_PER_Q);
  243. for_each_output_queue(irq_ptr, q, i)
  244. set_buf_states(q, 0, SLSB_P_OUTPUT_NOT_INIT,
  245. QDIO_MAX_BUFFERS_PER_Q);
  246. }
  247. static inline int qdio_siga_sync(struct qdio_q *q, unsigned int output,
  248. unsigned int input)
  249. {
  250. int cc;
  251. if (!need_siga_sync(q))
  252. return 0;
  253. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-s:%1d", q->nr);
  254. qdio_perf_stat_inc(&perf_stats.siga_sync);
  255. cc = do_siga_sync(q->irq_ptr->schid, output, input);
  256. if (cc)
  257. DBF_ERROR("%4x SIGA-S:%2d", SCH_NO(q), cc);
  258. return cc;
  259. }
  260. static inline int qdio_siga_sync_q(struct qdio_q *q)
  261. {
  262. if (q->is_input_q)
  263. return qdio_siga_sync(q, 0, q->mask);
  264. else
  265. return qdio_siga_sync(q, q->mask, 0);
  266. }
  267. static inline int qdio_siga_sync_out(struct qdio_q *q)
  268. {
  269. return qdio_siga_sync(q, ~0U, 0);
  270. }
  271. static inline int qdio_siga_sync_all(struct qdio_q *q)
  272. {
  273. return qdio_siga_sync(q, ~0U, ~0U);
  274. }
  275. static int qdio_siga_output(struct qdio_q *q, unsigned int *busy_bit)
  276. {
  277. unsigned long schid;
  278. unsigned int fc = 0;
  279. u64 start_time = 0;
  280. int cc;
  281. if (q->u.out.use_enh_siga)
  282. fc = 3;
  283. if (is_qebsm(q)) {
  284. schid = q->irq_ptr->sch_token;
  285. fc |= 0x80;
  286. }
  287. else
  288. schid = *((u32 *)&q->irq_ptr->schid);
  289. again:
  290. cc = do_siga_output(schid, q->mask, busy_bit, fc);
  291. /* hipersocket busy condition */
  292. if (*busy_bit) {
  293. WARN_ON(queue_type(q) != QDIO_IQDIO_QFMT || cc != 2);
  294. if (!start_time) {
  295. start_time = get_usecs();
  296. goto again;
  297. }
  298. if ((get_usecs() - start_time) < QDIO_BUSY_BIT_PATIENCE)
  299. goto again;
  300. }
  301. return cc;
  302. }
  303. static inline int qdio_siga_input(struct qdio_q *q)
  304. {
  305. int cc;
  306. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-r:%1d", q->nr);
  307. qdio_perf_stat_inc(&perf_stats.siga_in);
  308. cc = do_siga_input(q->irq_ptr->schid, q->mask);
  309. if (cc)
  310. DBF_ERROR("%4x SIGA-R:%2d", SCH_NO(q), cc);
  311. return cc;
  312. }
  313. static inline void qdio_sync_after_thinint(struct qdio_q *q)
  314. {
  315. if (pci_out_supported(q)) {
  316. if (need_siga_sync_thinint(q))
  317. qdio_siga_sync_all(q);
  318. else if (need_siga_sync_out_thinint(q))
  319. qdio_siga_sync_out(q);
  320. } else
  321. qdio_siga_sync_q(q);
  322. }
  323. int debug_get_buf_state(struct qdio_q *q, unsigned int bufnr,
  324. unsigned char *state)
  325. {
  326. qdio_siga_sync_q(q);
  327. return get_buf_states(q, bufnr, state, 1, 0);
  328. }
  329. static inline void qdio_stop_polling(struct qdio_q *q)
  330. {
  331. if (!q->u.in.polling)
  332. return;
  333. q->u.in.polling = 0;
  334. qdio_perf_stat_inc(&perf_stats.debug_stop_polling);
  335. /* show the card that we are not polling anymore */
  336. if (is_qebsm(q)) {
  337. set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
  338. q->u.in.ack_count);
  339. q->u.in.ack_count = 0;
  340. } else
  341. set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
  342. }
  343. static void announce_buffer_error(struct qdio_q *q, int count)
  344. {
  345. q->qdio_error |= QDIO_ERROR_SLSB_STATE;
  346. /* special handling for no target buffer empty */
  347. if ((!q->is_input_q &&
  348. (q->sbal[q->first_to_check]->element[15].flags & 0xff) == 0x10)) {
  349. qdio_perf_stat_inc(&perf_stats.outbound_target_full);
  350. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "OUTFULL FTC:%02x",
  351. q->first_to_check);
  352. return;
  353. }
  354. DBF_ERROR("%4x BUF ERROR", SCH_NO(q));
  355. DBF_ERROR((q->is_input_q) ? "IN:%2d" : "OUT:%2d", q->nr);
  356. DBF_ERROR("FTC:%3d C:%3d", q->first_to_check, count);
  357. DBF_ERROR("F14:%2x F15:%2x",
  358. q->sbal[q->first_to_check]->element[14].flags & 0xff,
  359. q->sbal[q->first_to_check]->element[15].flags & 0xff);
  360. }
  361. static inline void inbound_primed(struct qdio_q *q, int count)
  362. {
  363. int new;
  364. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in prim: %02x", count);
  365. /* for QEBSM the ACK was already set by EQBS */
  366. if (is_qebsm(q)) {
  367. if (!q->u.in.polling) {
  368. q->u.in.polling = 1;
  369. q->u.in.ack_count = count;
  370. q->u.in.ack_start = q->first_to_check;
  371. return;
  372. }
  373. /* delete the previous ACK's */
  374. set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
  375. q->u.in.ack_count);
  376. q->u.in.ack_count = count;
  377. q->u.in.ack_start = q->first_to_check;
  378. return;
  379. }
  380. /*
  381. * ACK the newest buffer. The ACK will be removed in qdio_stop_polling
  382. * or by the next inbound run.
  383. */
  384. new = add_buf(q->first_to_check, count - 1);
  385. if (q->u.in.polling) {
  386. /* reset the previous ACK but first set the new one */
  387. set_buf_state(q, new, SLSB_P_INPUT_ACK);
  388. set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
  389. } else {
  390. q->u.in.polling = 1;
  391. set_buf_state(q, new, SLSB_P_INPUT_ACK);
  392. }
  393. q->u.in.ack_start = new;
  394. count--;
  395. if (!count)
  396. return;
  397. /* need to change ALL buffers to get more interrupts */
  398. set_buf_states(q, q->first_to_check, SLSB_P_INPUT_NOT_INIT, count);
  399. }
  400. static int get_inbound_buffer_frontier(struct qdio_q *q)
  401. {
  402. int count, stop;
  403. unsigned char state;
  404. /*
  405. * Don't check 128 buffers, as otherwise qdio_inbound_q_moved
  406. * would return 0.
  407. */
  408. count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
  409. stop = add_buf(q->first_to_check, count);
  410. if (q->first_to_check == stop)
  411. goto out;
  412. /*
  413. * No siga sync here, as a PCI or we after a thin interrupt
  414. * already sync'ed the queues.
  415. */
  416. count = get_buf_states(q, q->first_to_check, &state, count, 1);
  417. if (!count)
  418. goto out;
  419. switch (state) {
  420. case SLSB_P_INPUT_PRIMED:
  421. inbound_primed(q, count);
  422. q->first_to_check = add_buf(q->first_to_check, count);
  423. atomic_sub(count, &q->nr_buf_used);
  424. break;
  425. case SLSB_P_INPUT_ERROR:
  426. announce_buffer_error(q, count);
  427. /* process the buffer, the upper layer will take care of it */
  428. q->first_to_check = add_buf(q->first_to_check, count);
  429. atomic_sub(count, &q->nr_buf_used);
  430. break;
  431. case SLSB_CU_INPUT_EMPTY:
  432. case SLSB_P_INPUT_NOT_INIT:
  433. case SLSB_P_INPUT_ACK:
  434. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in nop");
  435. break;
  436. default:
  437. BUG();
  438. }
  439. out:
  440. return q->first_to_check;
  441. }
  442. static int qdio_inbound_q_moved(struct qdio_q *q)
  443. {
  444. int bufnr;
  445. bufnr = get_inbound_buffer_frontier(q);
  446. if ((bufnr != q->last_move) || q->qdio_error) {
  447. q->last_move = bufnr;
  448. if (!is_thinint_irq(q->irq_ptr) && !MACHINE_IS_VM)
  449. q->u.in.timestamp = get_usecs();
  450. return 1;
  451. } else
  452. return 0;
  453. }
  454. static inline int qdio_inbound_q_done(struct qdio_q *q)
  455. {
  456. unsigned char state = 0;
  457. if (!atomic_read(&q->nr_buf_used))
  458. return 1;
  459. qdio_siga_sync_q(q);
  460. get_buf_state(q, q->first_to_check, &state, 0);
  461. if (state == SLSB_P_INPUT_PRIMED)
  462. /* more work coming */
  463. return 0;
  464. if (is_thinint_irq(q->irq_ptr))
  465. return 1;
  466. /* don't poll under z/VM */
  467. if (MACHINE_IS_VM)
  468. return 1;
  469. /*
  470. * At this point we know, that inbound first_to_check
  471. * has (probably) not moved (see qdio_inbound_processing).
  472. */
  473. if (get_usecs() > q->u.in.timestamp + QDIO_INPUT_THRESHOLD) {
  474. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in done:%02x",
  475. q->first_to_check);
  476. return 1;
  477. } else
  478. return 0;
  479. }
  480. static void qdio_kick_handler(struct qdio_q *q)
  481. {
  482. int start = q->first_to_kick;
  483. int end = q->first_to_check;
  484. int count;
  485. if (unlikely(q->irq_ptr->state != QDIO_IRQ_STATE_ACTIVE))
  486. return;
  487. count = sub_buf(end, start);
  488. if (q->is_input_q) {
  489. qdio_perf_stat_inc(&perf_stats.inbound_handler);
  490. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "kih s:%02x c:%02x", start, count);
  491. } else
  492. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "koh: s:%02x c:%02x",
  493. start, count);
  494. q->handler(q->irq_ptr->cdev, q->qdio_error, q->nr, start, count,
  495. q->irq_ptr->int_parm);
  496. /* for the next time */
  497. q->first_to_kick = end;
  498. q->qdio_error = 0;
  499. }
  500. static void __qdio_inbound_processing(struct qdio_q *q)
  501. {
  502. qdio_perf_stat_inc(&perf_stats.tasklet_inbound);
  503. again:
  504. if (!qdio_inbound_q_moved(q))
  505. return;
  506. qdio_kick_handler(q);
  507. if (!qdio_inbound_q_done(q))
  508. /* means poll time is not yet over */
  509. goto again;
  510. qdio_stop_polling(q);
  511. /*
  512. * We need to check again to not lose initiative after
  513. * resetting the ACK state.
  514. */
  515. if (!qdio_inbound_q_done(q))
  516. goto again;
  517. }
  518. void qdio_inbound_processing(unsigned long data)
  519. {
  520. struct qdio_q *q = (struct qdio_q *)data;
  521. __qdio_inbound_processing(q);
  522. }
  523. static int get_outbound_buffer_frontier(struct qdio_q *q)
  524. {
  525. int count, stop;
  526. unsigned char state;
  527. if (((queue_type(q) != QDIO_IQDIO_QFMT) && !pci_out_supported(q)) ||
  528. (queue_type(q) == QDIO_IQDIO_QFMT && multicast_outbound(q)))
  529. qdio_siga_sync_q(q);
  530. /*
  531. * Don't check 128 buffers, as otherwise qdio_inbound_q_moved
  532. * would return 0.
  533. */
  534. count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
  535. stop = add_buf(q->first_to_check, count);
  536. if (q->first_to_check == stop)
  537. return q->first_to_check;
  538. count = get_buf_states(q, q->first_to_check, &state, count, 0);
  539. if (!count)
  540. return q->first_to_check;
  541. switch (state) {
  542. case SLSB_P_OUTPUT_EMPTY:
  543. /* the adapter got it */
  544. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out empty:%1d %02x", q->nr, count);
  545. atomic_sub(count, &q->nr_buf_used);
  546. q->first_to_check = add_buf(q->first_to_check, count);
  547. break;
  548. case SLSB_P_OUTPUT_ERROR:
  549. announce_buffer_error(q, count);
  550. /* process the buffer, the upper layer will take care of it */
  551. q->first_to_check = add_buf(q->first_to_check, count);
  552. atomic_sub(count, &q->nr_buf_used);
  553. break;
  554. case SLSB_CU_OUTPUT_PRIMED:
  555. /* the adapter has not fetched the output yet */
  556. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out primed:%1d", q->nr);
  557. break;
  558. case SLSB_P_OUTPUT_NOT_INIT:
  559. case SLSB_P_OUTPUT_HALTED:
  560. break;
  561. default:
  562. BUG();
  563. }
  564. return q->first_to_check;
  565. }
  566. /* all buffers processed? */
  567. static inline int qdio_outbound_q_done(struct qdio_q *q)
  568. {
  569. return atomic_read(&q->nr_buf_used) == 0;
  570. }
  571. static inline int qdio_outbound_q_moved(struct qdio_q *q)
  572. {
  573. int bufnr;
  574. bufnr = get_outbound_buffer_frontier(q);
  575. if ((bufnr != q->last_move) || q->qdio_error) {
  576. q->last_move = bufnr;
  577. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out moved:%1d", q->nr);
  578. return 1;
  579. } else
  580. return 0;
  581. }
  582. static int qdio_kick_outbound_q(struct qdio_q *q)
  583. {
  584. unsigned int busy_bit;
  585. int cc;
  586. if (!need_siga_out(q))
  587. return 0;
  588. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w:%1d", q->nr);
  589. qdio_perf_stat_inc(&perf_stats.siga_out);
  590. cc = qdio_siga_output(q, &busy_bit);
  591. switch (cc) {
  592. case 0:
  593. break;
  594. case 2:
  595. if (busy_bit) {
  596. DBF_ERROR("%4x cc2 REP:%1d", SCH_NO(q), q->nr);
  597. cc |= QDIO_ERROR_SIGA_BUSY;
  598. } else
  599. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w cc2:%1d", q->nr);
  600. break;
  601. case 1:
  602. case 3:
  603. DBF_ERROR("%4x SIGA-W:%1d", SCH_NO(q), cc);
  604. break;
  605. }
  606. return cc;
  607. }
  608. static void __qdio_outbound_processing(struct qdio_q *q)
  609. {
  610. qdio_perf_stat_inc(&perf_stats.tasklet_outbound);
  611. BUG_ON(atomic_read(&q->nr_buf_used) < 0);
  612. if (qdio_outbound_q_moved(q))
  613. qdio_kick_handler(q);
  614. if (queue_type(q) == QDIO_ZFCP_QFMT)
  615. if (!pci_out_supported(q) && !qdio_outbound_q_done(q))
  616. goto sched;
  617. /* bail out for HiperSockets unicast queues */
  618. if (queue_type(q) == QDIO_IQDIO_QFMT && !multicast_outbound(q))
  619. return;
  620. if ((queue_type(q) == QDIO_IQDIO_QFMT) &&
  621. (atomic_read(&q->nr_buf_used)) > QDIO_IQDIO_POLL_LVL)
  622. goto sched;
  623. if (q->u.out.pci_out_enabled)
  624. return;
  625. /*
  626. * Now we know that queue type is either qeth without pci enabled
  627. * or HiperSockets multicast. Make sure buffer switch from PRIMED to
  628. * EMPTY is noticed and outbound_handler is called after some time.
  629. */
  630. if (qdio_outbound_q_done(q))
  631. del_timer(&q->u.out.timer);
  632. else {
  633. if (!timer_pending(&q->u.out.timer)) {
  634. mod_timer(&q->u.out.timer, jiffies + 10 * HZ);
  635. qdio_perf_stat_inc(&perf_stats.debug_tl_out_timer);
  636. }
  637. }
  638. return;
  639. sched:
  640. if (unlikely(q->irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
  641. return;
  642. tasklet_schedule(&q->tasklet);
  643. }
  644. /* outbound tasklet */
  645. void qdio_outbound_processing(unsigned long data)
  646. {
  647. struct qdio_q *q = (struct qdio_q *)data;
  648. __qdio_outbound_processing(q);
  649. }
  650. void qdio_outbound_timer(unsigned long data)
  651. {
  652. struct qdio_q *q = (struct qdio_q *)data;
  653. if (unlikely(q->irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
  654. return;
  655. tasklet_schedule(&q->tasklet);
  656. }
  657. static inline void qdio_check_outbound_after_thinint(struct qdio_q *q)
  658. {
  659. struct qdio_q *out;
  660. int i;
  661. if (!pci_out_supported(q))
  662. return;
  663. for_each_output_queue(q->irq_ptr, out, i)
  664. if (!qdio_outbound_q_done(out))
  665. tasklet_schedule(&out->tasklet);
  666. }
  667. static void __tiqdio_inbound_processing(struct qdio_q *q)
  668. {
  669. qdio_perf_stat_inc(&perf_stats.thinint_inbound);
  670. qdio_sync_after_thinint(q);
  671. /*
  672. * The interrupt could be caused by a PCI request. Check the
  673. * PCI capable outbound queues.
  674. */
  675. qdio_check_outbound_after_thinint(q);
  676. if (!qdio_inbound_q_moved(q))
  677. return;
  678. qdio_kick_handler(q);
  679. if (!qdio_inbound_q_done(q)) {
  680. qdio_perf_stat_inc(&perf_stats.thinint_inbound_loop);
  681. if (likely(q->irq_ptr->state != QDIO_IRQ_STATE_STOPPED)) {
  682. tasklet_schedule(&q->tasklet);
  683. return;
  684. }
  685. }
  686. qdio_stop_polling(q);
  687. /*
  688. * We need to check again to not lose initiative after
  689. * resetting the ACK state.
  690. */
  691. if (!qdio_inbound_q_done(q)) {
  692. qdio_perf_stat_inc(&perf_stats.thinint_inbound_loop2);
  693. if (likely(q->irq_ptr->state != QDIO_IRQ_STATE_STOPPED))
  694. tasklet_schedule(&q->tasklet);
  695. }
  696. }
  697. void tiqdio_inbound_processing(unsigned long data)
  698. {
  699. struct qdio_q *q = (struct qdio_q *)data;
  700. __tiqdio_inbound_processing(q);
  701. }
  702. static inline void qdio_set_state(struct qdio_irq *irq_ptr,
  703. enum qdio_irq_states state)
  704. {
  705. DBF_DEV_EVENT(DBF_INFO, irq_ptr, "newstate: %1d", state);
  706. irq_ptr->state = state;
  707. mb();
  708. }
  709. static void qdio_irq_check_sense(struct qdio_irq *irq_ptr, struct irb *irb)
  710. {
  711. if (irb->esw.esw0.erw.cons) {
  712. DBF_ERROR("%4x sense:", irq_ptr->schid.sch_no);
  713. DBF_ERROR_HEX(irb, 64);
  714. DBF_ERROR_HEX(irb->ecw, 64);
  715. }
  716. }
  717. /* PCI interrupt handler */
  718. static void qdio_int_handler_pci(struct qdio_irq *irq_ptr)
  719. {
  720. int i;
  721. struct qdio_q *q;
  722. if (unlikely(irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
  723. return;
  724. qdio_perf_stat_inc(&perf_stats.pci_int);
  725. for_each_input_queue(irq_ptr, q, i)
  726. tasklet_schedule(&q->tasklet);
  727. if (!(irq_ptr->qib.ac & QIB_AC_OUTBOUND_PCI_SUPPORTED))
  728. return;
  729. for_each_output_queue(irq_ptr, q, i) {
  730. if (qdio_outbound_q_done(q))
  731. continue;
  732. if (!siga_syncs_out_pci(q))
  733. qdio_siga_sync_q(q);
  734. tasklet_schedule(&q->tasklet);
  735. }
  736. }
  737. static void qdio_handle_activate_check(struct ccw_device *cdev,
  738. unsigned long intparm, int cstat, int dstat)
  739. {
  740. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  741. struct qdio_q *q;
  742. DBF_ERROR("%4x ACT CHECK", irq_ptr->schid.sch_no);
  743. DBF_ERROR("intp :%lx", intparm);
  744. DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
  745. if (irq_ptr->nr_input_qs) {
  746. q = irq_ptr->input_qs[0];
  747. } else if (irq_ptr->nr_output_qs) {
  748. q = irq_ptr->output_qs[0];
  749. } else {
  750. dump_stack();
  751. goto no_handler;
  752. }
  753. q->handler(q->irq_ptr->cdev, QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
  754. 0, -1, -1, irq_ptr->int_parm);
  755. no_handler:
  756. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
  757. }
  758. static void qdio_establish_handle_irq(struct ccw_device *cdev, int cstat,
  759. int dstat)
  760. {
  761. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  762. DBF_DEV_EVENT(DBF_INFO, irq_ptr, "qest irq");
  763. if (cstat)
  764. goto error;
  765. if (dstat & ~(DEV_STAT_DEV_END | DEV_STAT_CHN_END))
  766. goto error;
  767. if (!(dstat & DEV_STAT_DEV_END))
  768. goto error;
  769. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ESTABLISHED);
  770. return;
  771. error:
  772. DBF_ERROR("%4x EQ:error", irq_ptr->schid.sch_no);
  773. DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
  774. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
  775. }
  776. /* qdio interrupt handler */
  777. void qdio_int_handler(struct ccw_device *cdev, unsigned long intparm,
  778. struct irb *irb)
  779. {
  780. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  781. int cstat, dstat;
  782. qdio_perf_stat_inc(&perf_stats.qdio_int);
  783. if (!intparm || !irq_ptr) {
  784. DBF_ERROR("qint:%4x", cdev->private->schid.sch_no);
  785. return;
  786. }
  787. if (IS_ERR(irb)) {
  788. switch (PTR_ERR(irb)) {
  789. case -EIO:
  790. DBF_ERROR("%4x IO error", irq_ptr->schid.sch_no);
  791. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
  792. wake_up(&cdev->private->wait_q);
  793. return;
  794. default:
  795. WARN_ON(1);
  796. return;
  797. }
  798. }
  799. qdio_irq_check_sense(irq_ptr, irb);
  800. cstat = irb->scsw.cmd.cstat;
  801. dstat = irb->scsw.cmd.dstat;
  802. switch (irq_ptr->state) {
  803. case QDIO_IRQ_STATE_INACTIVE:
  804. qdio_establish_handle_irq(cdev, cstat, dstat);
  805. break;
  806. case QDIO_IRQ_STATE_CLEANUP:
  807. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  808. break;
  809. case QDIO_IRQ_STATE_ESTABLISHED:
  810. case QDIO_IRQ_STATE_ACTIVE:
  811. if (cstat & SCHN_STAT_PCI) {
  812. qdio_int_handler_pci(irq_ptr);
  813. return;
  814. }
  815. if (cstat || dstat)
  816. qdio_handle_activate_check(cdev, intparm, cstat,
  817. dstat);
  818. break;
  819. default:
  820. WARN_ON(1);
  821. }
  822. wake_up(&cdev->private->wait_q);
  823. }
  824. /**
  825. * qdio_get_ssqd_desc - get qdio subchannel description
  826. * @cdev: ccw device to get description for
  827. * @data: where to store the ssqd
  828. *
  829. * Returns 0 or an error code. The results of the chsc are stored in the
  830. * specified structure.
  831. */
  832. int qdio_get_ssqd_desc(struct ccw_device *cdev,
  833. struct qdio_ssqd_desc *data)
  834. {
  835. if (!cdev || !cdev->private)
  836. return -EINVAL;
  837. DBF_EVENT("get ssqd:%4x", cdev->private->schid.sch_no);
  838. return qdio_setup_get_ssqd(NULL, &cdev->private->schid, data);
  839. }
  840. EXPORT_SYMBOL_GPL(qdio_get_ssqd_desc);
  841. /**
  842. * qdio_cleanup - shutdown queues and free data structures
  843. * @cdev: associated ccw device
  844. * @how: use halt or clear to shutdown
  845. *
  846. * This function calls qdio_shutdown() for @cdev with method @how.
  847. * and qdio_free(). The qdio_free() return value is ignored since
  848. * !irq_ptr is already checked.
  849. */
  850. int qdio_cleanup(struct ccw_device *cdev, int how)
  851. {
  852. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  853. int rc;
  854. if (!irq_ptr)
  855. return -ENODEV;
  856. rc = qdio_shutdown(cdev, how);
  857. qdio_free(cdev);
  858. return rc;
  859. }
  860. EXPORT_SYMBOL_GPL(qdio_cleanup);
  861. static void qdio_shutdown_queues(struct ccw_device *cdev)
  862. {
  863. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  864. struct qdio_q *q;
  865. int i;
  866. for_each_input_queue(irq_ptr, q, i)
  867. tasklet_kill(&q->tasklet);
  868. for_each_output_queue(irq_ptr, q, i) {
  869. del_timer(&q->u.out.timer);
  870. tasklet_kill(&q->tasklet);
  871. }
  872. }
  873. /**
  874. * qdio_shutdown - shut down a qdio subchannel
  875. * @cdev: associated ccw device
  876. * @how: use halt or clear to shutdown
  877. */
  878. int qdio_shutdown(struct ccw_device *cdev, int how)
  879. {
  880. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  881. int rc;
  882. unsigned long flags;
  883. if (!irq_ptr)
  884. return -ENODEV;
  885. BUG_ON(irqs_disabled());
  886. DBF_EVENT("qshutdown:%4x", cdev->private->schid.sch_no);
  887. mutex_lock(&irq_ptr->setup_mutex);
  888. /*
  889. * Subchannel was already shot down. We cannot prevent being called
  890. * twice since cio may trigger a shutdown asynchronously.
  891. */
  892. if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
  893. mutex_unlock(&irq_ptr->setup_mutex);
  894. return 0;
  895. }
  896. /*
  897. * Indicate that the device is going down. Scheduling the queue
  898. * tasklets is forbidden from here on.
  899. */
  900. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
  901. tiqdio_remove_input_queues(irq_ptr);
  902. qdio_shutdown_queues(cdev);
  903. qdio_shutdown_debug_entries(irq_ptr, cdev);
  904. /* cleanup subchannel */
  905. spin_lock_irqsave(get_ccwdev_lock(cdev), flags);
  906. if (how & QDIO_FLAG_CLEANUP_USING_CLEAR)
  907. rc = ccw_device_clear(cdev, QDIO_DOING_CLEANUP);
  908. else
  909. /* default behaviour is halt */
  910. rc = ccw_device_halt(cdev, QDIO_DOING_CLEANUP);
  911. if (rc) {
  912. DBF_ERROR("%4x SHUTD ERR", irq_ptr->schid.sch_no);
  913. DBF_ERROR("rc:%4d", rc);
  914. goto no_cleanup;
  915. }
  916. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_CLEANUP);
  917. spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
  918. wait_event_interruptible_timeout(cdev->private->wait_q,
  919. irq_ptr->state == QDIO_IRQ_STATE_INACTIVE ||
  920. irq_ptr->state == QDIO_IRQ_STATE_ERR,
  921. 10 * HZ);
  922. spin_lock_irqsave(get_ccwdev_lock(cdev), flags);
  923. no_cleanup:
  924. qdio_shutdown_thinint(irq_ptr);
  925. /* restore interrupt handler */
  926. if ((void *)cdev->handler == (void *)qdio_int_handler)
  927. cdev->handler = irq_ptr->orig_handler;
  928. spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
  929. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  930. mutex_unlock(&irq_ptr->setup_mutex);
  931. if (rc)
  932. return rc;
  933. return 0;
  934. }
  935. EXPORT_SYMBOL_GPL(qdio_shutdown);
  936. /**
  937. * qdio_free - free data structures for a qdio subchannel
  938. * @cdev: associated ccw device
  939. */
  940. int qdio_free(struct ccw_device *cdev)
  941. {
  942. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  943. if (!irq_ptr)
  944. return -ENODEV;
  945. DBF_EVENT("qfree:%4x", cdev->private->schid.sch_no);
  946. mutex_lock(&irq_ptr->setup_mutex);
  947. if (irq_ptr->debug_area != NULL) {
  948. debug_unregister(irq_ptr->debug_area);
  949. irq_ptr->debug_area = NULL;
  950. }
  951. cdev->private->qdio_data = NULL;
  952. mutex_unlock(&irq_ptr->setup_mutex);
  953. qdio_release_memory(irq_ptr);
  954. return 0;
  955. }
  956. EXPORT_SYMBOL_GPL(qdio_free);
  957. /**
  958. * qdio_initialize - allocate and establish queues for a qdio subchannel
  959. * @init_data: initialization data
  960. *
  961. * This function first allocates queues via qdio_allocate() and on success
  962. * establishes them via qdio_establish().
  963. */
  964. int qdio_initialize(struct qdio_initialize *init_data)
  965. {
  966. int rc;
  967. rc = qdio_allocate(init_data);
  968. if (rc)
  969. return rc;
  970. rc = qdio_establish(init_data);
  971. if (rc)
  972. qdio_free(init_data->cdev);
  973. return rc;
  974. }
  975. EXPORT_SYMBOL_GPL(qdio_initialize);
  976. /**
  977. * qdio_allocate - allocate qdio queues and associated data
  978. * @init_data: initialization data
  979. */
  980. int qdio_allocate(struct qdio_initialize *init_data)
  981. {
  982. struct qdio_irq *irq_ptr;
  983. DBF_EVENT("qallocate:%4x", init_data->cdev->private->schid.sch_no);
  984. if ((init_data->no_input_qs && !init_data->input_handler) ||
  985. (init_data->no_output_qs && !init_data->output_handler))
  986. return -EINVAL;
  987. if ((init_data->no_input_qs > QDIO_MAX_QUEUES_PER_IRQ) ||
  988. (init_data->no_output_qs > QDIO_MAX_QUEUES_PER_IRQ))
  989. return -EINVAL;
  990. if ((!init_data->input_sbal_addr_array) ||
  991. (!init_data->output_sbal_addr_array))
  992. return -EINVAL;
  993. /* irq_ptr must be in GFP_DMA since it contains ccw1.cda */
  994. irq_ptr = (void *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
  995. if (!irq_ptr)
  996. goto out_err;
  997. mutex_init(&irq_ptr->setup_mutex);
  998. qdio_allocate_dbf(init_data, irq_ptr);
  999. /*
  1000. * Allocate a page for the chsc calls in qdio_establish.
  1001. * Must be pre-allocated since a zfcp recovery will call
  1002. * qdio_establish. In case of low memory and swap on a zfcp disk
  1003. * we may not be able to allocate memory otherwise.
  1004. */
  1005. irq_ptr->chsc_page = get_zeroed_page(GFP_KERNEL);
  1006. if (!irq_ptr->chsc_page)
  1007. goto out_rel;
  1008. /* qdr is used in ccw1.cda which is u32 */
  1009. irq_ptr->qdr = (struct qdr *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
  1010. if (!irq_ptr->qdr)
  1011. goto out_rel;
  1012. WARN_ON((unsigned long)irq_ptr->qdr & 0xfff);
  1013. if (qdio_allocate_qs(irq_ptr, init_data->no_input_qs,
  1014. init_data->no_output_qs))
  1015. goto out_rel;
  1016. init_data->cdev->private->qdio_data = irq_ptr;
  1017. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  1018. return 0;
  1019. out_rel:
  1020. qdio_release_memory(irq_ptr);
  1021. out_err:
  1022. return -ENOMEM;
  1023. }
  1024. EXPORT_SYMBOL_GPL(qdio_allocate);
  1025. /**
  1026. * qdio_establish - establish queues on a qdio subchannel
  1027. * @init_data: initialization data
  1028. */
  1029. int qdio_establish(struct qdio_initialize *init_data)
  1030. {
  1031. struct qdio_irq *irq_ptr;
  1032. struct ccw_device *cdev = init_data->cdev;
  1033. unsigned long saveflags;
  1034. int rc;
  1035. DBF_EVENT("qestablish:%4x", cdev->private->schid.sch_no);
  1036. irq_ptr = cdev->private->qdio_data;
  1037. if (!irq_ptr)
  1038. return -ENODEV;
  1039. if (cdev->private->state != DEV_STATE_ONLINE)
  1040. return -EINVAL;
  1041. mutex_lock(&irq_ptr->setup_mutex);
  1042. qdio_setup_irq(init_data);
  1043. rc = qdio_establish_thinint(irq_ptr);
  1044. if (rc) {
  1045. mutex_unlock(&irq_ptr->setup_mutex);
  1046. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  1047. return rc;
  1048. }
  1049. /* establish q */
  1050. irq_ptr->ccw.cmd_code = irq_ptr->equeue.cmd;
  1051. irq_ptr->ccw.flags = CCW_FLAG_SLI;
  1052. irq_ptr->ccw.count = irq_ptr->equeue.count;
  1053. irq_ptr->ccw.cda = (u32)((addr_t)irq_ptr->qdr);
  1054. spin_lock_irqsave(get_ccwdev_lock(cdev), saveflags);
  1055. ccw_device_set_options_mask(cdev, 0);
  1056. rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ESTABLISH, 0, 0);
  1057. if (rc) {
  1058. DBF_ERROR("%4x est IO ERR", irq_ptr->schid.sch_no);
  1059. DBF_ERROR("rc:%4x", rc);
  1060. }
  1061. spin_unlock_irqrestore(get_ccwdev_lock(cdev), saveflags);
  1062. if (rc) {
  1063. mutex_unlock(&irq_ptr->setup_mutex);
  1064. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  1065. return rc;
  1066. }
  1067. wait_event_interruptible_timeout(cdev->private->wait_q,
  1068. irq_ptr->state == QDIO_IRQ_STATE_ESTABLISHED ||
  1069. irq_ptr->state == QDIO_IRQ_STATE_ERR, HZ);
  1070. if (irq_ptr->state != QDIO_IRQ_STATE_ESTABLISHED) {
  1071. mutex_unlock(&irq_ptr->setup_mutex);
  1072. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  1073. return -EIO;
  1074. }
  1075. qdio_setup_ssqd_info(irq_ptr);
  1076. DBF_EVENT("qDmmwc:%2x", irq_ptr->ssqd_desc.mmwc);
  1077. DBF_EVENT("qib ac:%4x", irq_ptr->qib.ac);
  1078. /* qebsm is now setup if available, initialize buffer states */
  1079. qdio_init_buf_states(irq_ptr);
  1080. mutex_unlock(&irq_ptr->setup_mutex);
  1081. qdio_print_subchannel_info(irq_ptr, cdev);
  1082. qdio_setup_debug_entries(irq_ptr, cdev);
  1083. return 0;
  1084. }
  1085. EXPORT_SYMBOL_GPL(qdio_establish);
  1086. /**
  1087. * qdio_activate - activate queues on a qdio subchannel
  1088. * @cdev: associated cdev
  1089. */
  1090. int qdio_activate(struct ccw_device *cdev)
  1091. {
  1092. struct qdio_irq *irq_ptr;
  1093. int rc;
  1094. unsigned long saveflags;
  1095. DBF_EVENT("qactivate:%4x", cdev->private->schid.sch_no);
  1096. irq_ptr = cdev->private->qdio_data;
  1097. if (!irq_ptr)
  1098. return -ENODEV;
  1099. if (cdev->private->state != DEV_STATE_ONLINE)
  1100. return -EINVAL;
  1101. mutex_lock(&irq_ptr->setup_mutex);
  1102. if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
  1103. rc = -EBUSY;
  1104. goto out;
  1105. }
  1106. irq_ptr->ccw.cmd_code = irq_ptr->aqueue.cmd;
  1107. irq_ptr->ccw.flags = CCW_FLAG_SLI;
  1108. irq_ptr->ccw.count = irq_ptr->aqueue.count;
  1109. irq_ptr->ccw.cda = 0;
  1110. spin_lock_irqsave(get_ccwdev_lock(cdev), saveflags);
  1111. ccw_device_set_options(cdev, CCWDEV_REPORT_ALL);
  1112. rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ACTIVATE,
  1113. 0, DOIO_DENY_PREFETCH);
  1114. if (rc) {
  1115. DBF_ERROR("%4x act IO ERR", irq_ptr->schid.sch_no);
  1116. DBF_ERROR("rc:%4x", rc);
  1117. }
  1118. spin_unlock_irqrestore(get_ccwdev_lock(cdev), saveflags);
  1119. if (rc)
  1120. goto out;
  1121. if (is_thinint_irq(irq_ptr))
  1122. tiqdio_add_input_queues(irq_ptr);
  1123. /* wait for subchannel to become active */
  1124. msleep(5);
  1125. switch (irq_ptr->state) {
  1126. case QDIO_IRQ_STATE_STOPPED:
  1127. case QDIO_IRQ_STATE_ERR:
  1128. rc = -EIO;
  1129. break;
  1130. default:
  1131. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ACTIVE);
  1132. rc = 0;
  1133. }
  1134. out:
  1135. mutex_unlock(&irq_ptr->setup_mutex);
  1136. return rc;
  1137. }
  1138. EXPORT_SYMBOL_GPL(qdio_activate);
  1139. static inline int buf_in_between(int bufnr, int start, int count)
  1140. {
  1141. int end = add_buf(start, count);
  1142. if (end > start) {
  1143. if (bufnr >= start && bufnr < end)
  1144. return 1;
  1145. else
  1146. return 0;
  1147. }
  1148. /* wrap-around case */
  1149. if ((bufnr >= start && bufnr <= QDIO_MAX_BUFFERS_PER_Q) ||
  1150. (bufnr < end))
  1151. return 1;
  1152. else
  1153. return 0;
  1154. }
  1155. /**
  1156. * handle_inbound - reset processed input buffers
  1157. * @q: queue containing the buffers
  1158. * @callflags: flags
  1159. * @bufnr: first buffer to process
  1160. * @count: how many buffers are emptied
  1161. */
  1162. static int handle_inbound(struct qdio_q *q, unsigned int callflags,
  1163. int bufnr, int count)
  1164. {
  1165. int used, diff;
  1166. if (!q->u.in.polling)
  1167. goto set;
  1168. /* protect against stop polling setting an ACK for an emptied slsb */
  1169. if (count == QDIO_MAX_BUFFERS_PER_Q) {
  1170. /* overwriting everything, just delete polling status */
  1171. q->u.in.polling = 0;
  1172. q->u.in.ack_count = 0;
  1173. goto set;
  1174. } else if (buf_in_between(q->u.in.ack_start, bufnr, count)) {
  1175. if (is_qebsm(q)) {
  1176. /* partial overwrite, just update ack_start */
  1177. diff = add_buf(bufnr, count);
  1178. diff = sub_buf(diff, q->u.in.ack_start);
  1179. q->u.in.ack_count -= diff;
  1180. if (q->u.in.ack_count <= 0) {
  1181. q->u.in.polling = 0;
  1182. q->u.in.ack_count = 0;
  1183. goto set;
  1184. }
  1185. q->u.in.ack_start = add_buf(q->u.in.ack_start, diff);
  1186. }
  1187. else
  1188. /* the only ACK will be deleted, so stop polling */
  1189. q->u.in.polling = 0;
  1190. }
  1191. set:
  1192. count = set_buf_states(q, bufnr, SLSB_CU_INPUT_EMPTY, count);
  1193. used = atomic_add_return(count, &q->nr_buf_used) - count;
  1194. BUG_ON(used + count > QDIO_MAX_BUFFERS_PER_Q);
  1195. /* no need to signal as long as the adapter had free buffers */
  1196. if (used)
  1197. return 0;
  1198. if (need_siga_in(q))
  1199. return qdio_siga_input(q);
  1200. return 0;
  1201. }
  1202. /**
  1203. * handle_outbound - process filled outbound buffers
  1204. * @q: queue containing the buffers
  1205. * @callflags: flags
  1206. * @bufnr: first buffer to process
  1207. * @count: how many buffers are filled
  1208. */
  1209. static int handle_outbound(struct qdio_q *q, unsigned int callflags,
  1210. int bufnr, int count)
  1211. {
  1212. unsigned char state;
  1213. int used, rc = 0;
  1214. qdio_perf_stat_inc(&perf_stats.outbound_handler);
  1215. count = set_buf_states(q, bufnr, SLSB_CU_OUTPUT_PRIMED, count);
  1216. used = atomic_add_return(count, &q->nr_buf_used);
  1217. BUG_ON(used > QDIO_MAX_BUFFERS_PER_Q);
  1218. if (callflags & QDIO_FLAG_PCI_OUT)
  1219. q->u.out.pci_out_enabled = 1;
  1220. else
  1221. q->u.out.pci_out_enabled = 0;
  1222. if (queue_type(q) == QDIO_IQDIO_QFMT) {
  1223. if (multicast_outbound(q))
  1224. rc = qdio_kick_outbound_q(q);
  1225. else
  1226. if ((q->irq_ptr->ssqd_desc.mmwc > 1) &&
  1227. (count > 1) &&
  1228. (count <= q->irq_ptr->ssqd_desc.mmwc)) {
  1229. /* exploit enhanced SIGA */
  1230. q->u.out.use_enh_siga = 1;
  1231. rc = qdio_kick_outbound_q(q);
  1232. } else {
  1233. /*
  1234. * One siga-w per buffer required for unicast
  1235. * HiperSockets.
  1236. */
  1237. q->u.out.use_enh_siga = 0;
  1238. while (count--) {
  1239. rc = qdio_kick_outbound_q(q);
  1240. if (rc)
  1241. goto out;
  1242. }
  1243. }
  1244. goto out;
  1245. }
  1246. if (need_siga_sync(q)) {
  1247. qdio_siga_sync_q(q);
  1248. goto out;
  1249. }
  1250. /* try to fast requeue buffers */
  1251. get_buf_state(q, prev_buf(bufnr), &state, 0);
  1252. if (state != SLSB_CU_OUTPUT_PRIMED)
  1253. rc = qdio_kick_outbound_q(q);
  1254. else
  1255. qdio_perf_stat_inc(&perf_stats.fast_requeue);
  1256. out:
  1257. tasklet_schedule(&q->tasklet);
  1258. return rc;
  1259. }
  1260. /**
  1261. * do_QDIO - process input or output buffers
  1262. * @cdev: associated ccw_device for the qdio subchannel
  1263. * @callflags: input or output and special flags from the program
  1264. * @q_nr: queue number
  1265. * @bufnr: buffer number
  1266. * @count: how many buffers to process
  1267. */
  1268. int do_QDIO(struct ccw_device *cdev, unsigned int callflags,
  1269. int q_nr, unsigned int bufnr, unsigned int count)
  1270. {
  1271. struct qdio_irq *irq_ptr;
  1272. if (bufnr >= QDIO_MAX_BUFFERS_PER_Q || count > QDIO_MAX_BUFFERS_PER_Q)
  1273. return -EINVAL;
  1274. irq_ptr = cdev->private->qdio_data;
  1275. if (!irq_ptr)
  1276. return -ENODEV;
  1277. DBF_DEV_EVENT(DBF_INFO, irq_ptr,
  1278. "do%02x b:%02x c:%02x", callflags, bufnr, count);
  1279. if (irq_ptr->state != QDIO_IRQ_STATE_ACTIVE)
  1280. return -EBUSY;
  1281. if (callflags & QDIO_FLAG_SYNC_INPUT)
  1282. return handle_inbound(irq_ptr->input_qs[q_nr],
  1283. callflags, bufnr, count);
  1284. else if (callflags & QDIO_FLAG_SYNC_OUTPUT)
  1285. return handle_outbound(irq_ptr->output_qs[q_nr],
  1286. callflags, bufnr, count);
  1287. return -EINVAL;
  1288. }
  1289. EXPORT_SYMBOL_GPL(do_QDIO);
  1290. static int __init init_QDIO(void)
  1291. {
  1292. int rc;
  1293. rc = qdio_setup_init();
  1294. if (rc)
  1295. return rc;
  1296. rc = tiqdio_allocate_memory();
  1297. if (rc)
  1298. goto out_cache;
  1299. rc = qdio_debug_init();
  1300. if (rc)
  1301. goto out_ti;
  1302. rc = qdio_setup_perf_stats();
  1303. if (rc)
  1304. goto out_debug;
  1305. rc = tiqdio_register_thinints();
  1306. if (rc)
  1307. goto out_perf;
  1308. return 0;
  1309. out_perf:
  1310. qdio_remove_perf_stats();
  1311. out_debug:
  1312. qdio_debug_exit();
  1313. out_ti:
  1314. tiqdio_free_memory();
  1315. out_cache:
  1316. qdio_setup_exit();
  1317. return rc;
  1318. }
  1319. static void __exit exit_QDIO(void)
  1320. {
  1321. tiqdio_unregister_thinints();
  1322. tiqdio_free_memory();
  1323. qdio_remove_perf_stats();
  1324. qdio_debug_exit();
  1325. qdio_setup_exit();
  1326. }
  1327. module_init(init_QDIO);
  1328. module_exit(exit_QDIO);