dmaengine.c 28 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062
  1. /*
  2. * Copyright(c) 2004 - 2006 Intel Corporation. All rights reserved.
  3. *
  4. * This program is free software; you can redistribute it and/or modify it
  5. * under the terms of the GNU General Public License as published by the Free
  6. * Software Foundation; either version 2 of the License, or (at your option)
  7. * any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc., 59
  16. * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  17. *
  18. * The full GNU General Public License is included in this distribution in the
  19. * file called COPYING.
  20. */
  21. /*
  22. * This code implements the DMA subsystem. It provides a HW-neutral interface
  23. * for other kernel code to use asynchronous memory copy capabilities,
  24. * if present, and allows different HW DMA drivers to register as providing
  25. * this capability.
  26. *
  27. * Due to the fact we are accelerating what is already a relatively fast
  28. * operation, the code goes to great lengths to avoid additional overhead,
  29. * such as locking.
  30. *
  31. * LOCKING:
  32. *
  33. * The subsystem keeps a global list of dma_device structs it is protected by a
  34. * mutex, dma_list_mutex.
  35. *
  36. * A subsystem can get access to a channel by calling dmaengine_get() followed
  37. * by dma_find_channel(), or if it has need for an exclusive channel it can call
  38. * dma_request_channel(). Once a channel is allocated a reference is taken
  39. * against its corresponding driver to disable removal.
  40. *
  41. * Each device has a channels list, which runs unlocked but is never modified
  42. * once the device is registered, it's just setup by the driver.
  43. *
  44. * See Documentation/dmaengine.txt for more details
  45. */
  46. #include <linux/init.h>
  47. #include <linux/module.h>
  48. #include <linux/mm.h>
  49. #include <linux/device.h>
  50. #include <linux/dmaengine.h>
  51. #include <linux/hardirq.h>
  52. #include <linux/spinlock.h>
  53. #include <linux/percpu.h>
  54. #include <linux/rcupdate.h>
  55. #include <linux/mutex.h>
  56. #include <linux/jiffies.h>
  57. #include <linux/rculist.h>
  58. #include <linux/idr.h>
  59. static DEFINE_MUTEX(dma_list_mutex);
  60. static LIST_HEAD(dma_device_list);
  61. static long dmaengine_ref_count;
  62. static struct idr dma_idr;
  63. /* --- sysfs implementation --- */
  64. /**
  65. * dev_to_dma_chan - convert a device pointer to the its sysfs container object
  66. * @dev - device node
  67. *
  68. * Must be called under dma_list_mutex
  69. */
  70. static struct dma_chan *dev_to_dma_chan(struct device *dev)
  71. {
  72. struct dma_chan_dev *chan_dev;
  73. chan_dev = container_of(dev, typeof(*chan_dev), device);
  74. return chan_dev->chan;
  75. }
  76. static ssize_t show_memcpy_count(struct device *dev, struct device_attribute *attr, char *buf)
  77. {
  78. struct dma_chan *chan;
  79. unsigned long count = 0;
  80. int i;
  81. int err;
  82. mutex_lock(&dma_list_mutex);
  83. chan = dev_to_dma_chan(dev);
  84. if (chan) {
  85. for_each_possible_cpu(i)
  86. count += per_cpu_ptr(chan->local, i)->memcpy_count;
  87. err = sprintf(buf, "%lu\n", count);
  88. } else
  89. err = -ENODEV;
  90. mutex_unlock(&dma_list_mutex);
  91. return err;
  92. }
  93. static ssize_t show_bytes_transferred(struct device *dev, struct device_attribute *attr,
  94. char *buf)
  95. {
  96. struct dma_chan *chan;
  97. unsigned long count = 0;
  98. int i;
  99. int err;
  100. mutex_lock(&dma_list_mutex);
  101. chan = dev_to_dma_chan(dev);
  102. if (chan) {
  103. for_each_possible_cpu(i)
  104. count += per_cpu_ptr(chan->local, i)->bytes_transferred;
  105. err = sprintf(buf, "%lu\n", count);
  106. } else
  107. err = -ENODEV;
  108. mutex_unlock(&dma_list_mutex);
  109. return err;
  110. }
  111. static ssize_t show_in_use(struct device *dev, struct device_attribute *attr, char *buf)
  112. {
  113. struct dma_chan *chan;
  114. int err;
  115. mutex_lock(&dma_list_mutex);
  116. chan = dev_to_dma_chan(dev);
  117. if (chan)
  118. err = sprintf(buf, "%d\n", chan->client_count);
  119. else
  120. err = -ENODEV;
  121. mutex_unlock(&dma_list_mutex);
  122. return err;
  123. }
  124. static struct device_attribute dma_attrs[] = {
  125. __ATTR(memcpy_count, S_IRUGO, show_memcpy_count, NULL),
  126. __ATTR(bytes_transferred, S_IRUGO, show_bytes_transferred, NULL),
  127. __ATTR(in_use, S_IRUGO, show_in_use, NULL),
  128. __ATTR_NULL
  129. };
  130. static void chan_dev_release(struct device *dev)
  131. {
  132. struct dma_chan_dev *chan_dev;
  133. chan_dev = container_of(dev, typeof(*chan_dev), device);
  134. if (atomic_dec_and_test(chan_dev->idr_ref)) {
  135. mutex_lock(&dma_list_mutex);
  136. idr_remove(&dma_idr, chan_dev->dev_id);
  137. mutex_unlock(&dma_list_mutex);
  138. kfree(chan_dev->idr_ref);
  139. }
  140. kfree(chan_dev);
  141. }
  142. static struct class dma_devclass = {
  143. .name = "dma",
  144. .dev_attrs = dma_attrs,
  145. .dev_release = chan_dev_release,
  146. };
  147. /* --- client and device registration --- */
  148. #define dma_device_satisfies_mask(device, mask) \
  149. __dma_device_satisfies_mask((device), &(mask))
  150. static int
  151. __dma_device_satisfies_mask(struct dma_device *device, dma_cap_mask_t *want)
  152. {
  153. dma_cap_mask_t has;
  154. bitmap_and(has.bits, want->bits, device->cap_mask.bits,
  155. DMA_TX_TYPE_END);
  156. return bitmap_equal(want->bits, has.bits, DMA_TX_TYPE_END);
  157. }
  158. static struct module *dma_chan_to_owner(struct dma_chan *chan)
  159. {
  160. return chan->device->dev->driver->owner;
  161. }
  162. /**
  163. * balance_ref_count - catch up the channel reference count
  164. * @chan - channel to balance ->client_count versus dmaengine_ref_count
  165. *
  166. * balance_ref_count must be called under dma_list_mutex
  167. */
  168. static void balance_ref_count(struct dma_chan *chan)
  169. {
  170. struct module *owner = dma_chan_to_owner(chan);
  171. while (chan->client_count < dmaengine_ref_count) {
  172. __module_get(owner);
  173. chan->client_count++;
  174. }
  175. }
  176. /**
  177. * dma_chan_get - try to grab a dma channel's parent driver module
  178. * @chan - channel to grab
  179. *
  180. * Must be called under dma_list_mutex
  181. */
  182. static int dma_chan_get(struct dma_chan *chan)
  183. {
  184. int err = -ENODEV;
  185. struct module *owner = dma_chan_to_owner(chan);
  186. if (chan->client_count) {
  187. __module_get(owner);
  188. err = 0;
  189. } else if (try_module_get(owner))
  190. err = 0;
  191. if (err == 0)
  192. chan->client_count++;
  193. /* allocate upon first client reference */
  194. if (chan->client_count == 1 && err == 0) {
  195. int desc_cnt = chan->device->device_alloc_chan_resources(chan);
  196. if (desc_cnt < 0) {
  197. err = desc_cnt;
  198. chan->client_count = 0;
  199. module_put(owner);
  200. } else if (!dma_has_cap(DMA_PRIVATE, chan->device->cap_mask))
  201. balance_ref_count(chan);
  202. }
  203. return err;
  204. }
  205. /**
  206. * dma_chan_put - drop a reference to a dma channel's parent driver module
  207. * @chan - channel to release
  208. *
  209. * Must be called under dma_list_mutex
  210. */
  211. static void dma_chan_put(struct dma_chan *chan)
  212. {
  213. if (!chan->client_count)
  214. return; /* this channel failed alloc_chan_resources */
  215. chan->client_count--;
  216. module_put(dma_chan_to_owner(chan));
  217. if (chan->client_count == 0)
  218. chan->device->device_free_chan_resources(chan);
  219. }
  220. enum dma_status dma_sync_wait(struct dma_chan *chan, dma_cookie_t cookie)
  221. {
  222. enum dma_status status;
  223. unsigned long dma_sync_wait_timeout = jiffies + msecs_to_jiffies(5000);
  224. dma_async_issue_pending(chan);
  225. do {
  226. status = dma_async_is_tx_complete(chan, cookie, NULL, NULL);
  227. if (time_after_eq(jiffies, dma_sync_wait_timeout)) {
  228. printk(KERN_ERR "dma_sync_wait_timeout!\n");
  229. return DMA_ERROR;
  230. }
  231. } while (status == DMA_IN_PROGRESS);
  232. return status;
  233. }
  234. EXPORT_SYMBOL(dma_sync_wait);
  235. /**
  236. * dma_cap_mask_all - enable iteration over all operation types
  237. */
  238. static dma_cap_mask_t dma_cap_mask_all;
  239. /**
  240. * dma_chan_tbl_ent - tracks channel allocations per core/operation
  241. * @chan - associated channel for this entry
  242. */
  243. struct dma_chan_tbl_ent {
  244. struct dma_chan *chan;
  245. };
  246. /**
  247. * channel_table - percpu lookup table for memory-to-memory offload providers
  248. */
  249. static struct dma_chan_tbl_ent *channel_table[DMA_TX_TYPE_END];
  250. static int __init dma_channel_table_init(void)
  251. {
  252. enum dma_transaction_type cap;
  253. int err = 0;
  254. bitmap_fill(dma_cap_mask_all.bits, DMA_TX_TYPE_END);
  255. /* 'interrupt', 'private', and 'slave' are channel capabilities,
  256. * but are not associated with an operation so they do not need
  257. * an entry in the channel_table
  258. */
  259. clear_bit(DMA_INTERRUPT, dma_cap_mask_all.bits);
  260. clear_bit(DMA_PRIVATE, dma_cap_mask_all.bits);
  261. clear_bit(DMA_SLAVE, dma_cap_mask_all.bits);
  262. for_each_dma_cap_mask(cap, dma_cap_mask_all) {
  263. channel_table[cap] = alloc_percpu(struct dma_chan_tbl_ent);
  264. if (!channel_table[cap]) {
  265. err = -ENOMEM;
  266. break;
  267. }
  268. }
  269. if (err) {
  270. pr_err("dmaengine: initialization failure\n");
  271. for_each_dma_cap_mask(cap, dma_cap_mask_all)
  272. if (channel_table[cap])
  273. free_percpu(channel_table[cap]);
  274. }
  275. return err;
  276. }
  277. arch_initcall(dma_channel_table_init);
  278. /**
  279. * dma_find_channel - find a channel to carry out the operation
  280. * @tx_type: transaction type
  281. */
  282. struct dma_chan *dma_find_channel(enum dma_transaction_type tx_type)
  283. {
  284. struct dma_chan *chan;
  285. int cpu;
  286. cpu = get_cpu();
  287. chan = per_cpu_ptr(channel_table[tx_type], cpu)->chan;
  288. put_cpu();
  289. return chan;
  290. }
  291. EXPORT_SYMBOL(dma_find_channel);
  292. /**
  293. * dma_issue_pending_all - flush all pending operations across all channels
  294. */
  295. void dma_issue_pending_all(void)
  296. {
  297. struct dma_device *device;
  298. struct dma_chan *chan;
  299. rcu_read_lock();
  300. list_for_each_entry_rcu(device, &dma_device_list, global_node) {
  301. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  302. continue;
  303. list_for_each_entry(chan, &device->channels, device_node)
  304. if (chan->client_count)
  305. device->device_issue_pending(chan);
  306. }
  307. rcu_read_unlock();
  308. }
  309. EXPORT_SYMBOL(dma_issue_pending_all);
  310. /**
  311. * nth_chan - returns the nth channel of the given capability
  312. * @cap: capability to match
  313. * @n: nth channel desired
  314. *
  315. * Defaults to returning the channel with the desired capability and the
  316. * lowest reference count when 'n' cannot be satisfied. Must be called
  317. * under dma_list_mutex.
  318. */
  319. static struct dma_chan *nth_chan(enum dma_transaction_type cap, int n)
  320. {
  321. struct dma_device *device;
  322. struct dma_chan *chan;
  323. struct dma_chan *ret = NULL;
  324. struct dma_chan *min = NULL;
  325. list_for_each_entry(device, &dma_device_list, global_node) {
  326. if (!dma_has_cap(cap, device->cap_mask) ||
  327. dma_has_cap(DMA_PRIVATE, device->cap_mask))
  328. continue;
  329. list_for_each_entry(chan, &device->channels, device_node) {
  330. if (!chan->client_count)
  331. continue;
  332. if (!min)
  333. min = chan;
  334. else if (chan->table_count < min->table_count)
  335. min = chan;
  336. if (n-- == 0) {
  337. ret = chan;
  338. break; /* done */
  339. }
  340. }
  341. if (ret)
  342. break; /* done */
  343. }
  344. if (!ret)
  345. ret = min;
  346. if (ret)
  347. ret->table_count++;
  348. return ret;
  349. }
  350. /**
  351. * dma_channel_rebalance - redistribute the available channels
  352. *
  353. * Optimize for cpu isolation (each cpu gets a dedicated channel for an
  354. * operation type) in the SMP case, and operation isolation (avoid
  355. * multi-tasking channels) in the non-SMP case. Must be called under
  356. * dma_list_mutex.
  357. */
  358. static void dma_channel_rebalance(void)
  359. {
  360. struct dma_chan *chan;
  361. struct dma_device *device;
  362. int cpu;
  363. int cap;
  364. int n;
  365. /* undo the last distribution */
  366. for_each_dma_cap_mask(cap, dma_cap_mask_all)
  367. for_each_possible_cpu(cpu)
  368. per_cpu_ptr(channel_table[cap], cpu)->chan = NULL;
  369. list_for_each_entry(device, &dma_device_list, global_node) {
  370. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  371. continue;
  372. list_for_each_entry(chan, &device->channels, device_node)
  373. chan->table_count = 0;
  374. }
  375. /* don't populate the channel_table if no clients are available */
  376. if (!dmaengine_ref_count)
  377. return;
  378. /* redistribute available channels */
  379. n = 0;
  380. for_each_dma_cap_mask(cap, dma_cap_mask_all)
  381. for_each_online_cpu(cpu) {
  382. if (num_possible_cpus() > 1)
  383. chan = nth_chan(cap, n++);
  384. else
  385. chan = nth_chan(cap, -1);
  386. per_cpu_ptr(channel_table[cap], cpu)->chan = chan;
  387. }
  388. }
  389. static struct dma_chan *private_candidate(dma_cap_mask_t *mask, struct dma_device *dev,
  390. dma_filter_fn fn, void *fn_param)
  391. {
  392. struct dma_chan *chan;
  393. if (!__dma_device_satisfies_mask(dev, mask)) {
  394. pr_debug("%s: wrong capabilities\n", __func__);
  395. return NULL;
  396. }
  397. /* devices with multiple channels need special handling as we need to
  398. * ensure that all channels are either private or public.
  399. */
  400. if (dev->chancnt > 1 && !dma_has_cap(DMA_PRIVATE, dev->cap_mask))
  401. list_for_each_entry(chan, &dev->channels, device_node) {
  402. /* some channels are already publicly allocated */
  403. if (chan->client_count)
  404. return NULL;
  405. }
  406. list_for_each_entry(chan, &dev->channels, device_node) {
  407. if (chan->client_count) {
  408. pr_debug("%s: %s busy\n",
  409. __func__, dma_chan_name(chan));
  410. continue;
  411. }
  412. if (fn && !fn(chan, fn_param)) {
  413. pr_debug("%s: %s filter said false\n",
  414. __func__, dma_chan_name(chan));
  415. continue;
  416. }
  417. return chan;
  418. }
  419. return NULL;
  420. }
  421. /**
  422. * dma_request_channel - try to allocate an exclusive channel
  423. * @mask: capabilities that the channel must satisfy
  424. * @fn: optional callback to disposition available channels
  425. * @fn_param: opaque parameter to pass to dma_filter_fn
  426. */
  427. struct dma_chan *__dma_request_channel(dma_cap_mask_t *mask, dma_filter_fn fn, void *fn_param)
  428. {
  429. struct dma_device *device, *_d;
  430. struct dma_chan *chan = NULL;
  431. int err;
  432. /* Find a channel */
  433. mutex_lock(&dma_list_mutex);
  434. list_for_each_entry_safe(device, _d, &dma_device_list, global_node) {
  435. chan = private_candidate(mask, device, fn, fn_param);
  436. if (chan) {
  437. /* Found a suitable channel, try to grab, prep, and
  438. * return it. We first set DMA_PRIVATE to disable
  439. * balance_ref_count as this channel will not be
  440. * published in the general-purpose allocator
  441. */
  442. dma_cap_set(DMA_PRIVATE, device->cap_mask);
  443. device->privatecnt++;
  444. err = dma_chan_get(chan);
  445. if (err == -ENODEV) {
  446. pr_debug("%s: %s module removed\n", __func__,
  447. dma_chan_name(chan));
  448. list_del_rcu(&device->global_node);
  449. } else if (err)
  450. pr_err("dmaengine: failed to get %s: (%d)\n",
  451. dma_chan_name(chan), err);
  452. else
  453. break;
  454. if (--device->privatecnt == 0)
  455. dma_cap_clear(DMA_PRIVATE, device->cap_mask);
  456. chan->private = NULL;
  457. chan = NULL;
  458. }
  459. }
  460. mutex_unlock(&dma_list_mutex);
  461. pr_debug("%s: %s (%s)\n", __func__, chan ? "success" : "fail",
  462. chan ? dma_chan_name(chan) : NULL);
  463. return chan;
  464. }
  465. EXPORT_SYMBOL_GPL(__dma_request_channel);
  466. void dma_release_channel(struct dma_chan *chan)
  467. {
  468. mutex_lock(&dma_list_mutex);
  469. WARN_ONCE(chan->client_count != 1,
  470. "chan reference count %d != 1\n", chan->client_count);
  471. dma_chan_put(chan);
  472. /* drop PRIVATE cap enabled by __dma_request_channel() */
  473. if (--chan->device->privatecnt == 0)
  474. dma_cap_clear(DMA_PRIVATE, chan->device->cap_mask);
  475. chan->private = NULL;
  476. mutex_unlock(&dma_list_mutex);
  477. }
  478. EXPORT_SYMBOL_GPL(dma_release_channel);
  479. /**
  480. * dmaengine_get - register interest in dma_channels
  481. */
  482. void dmaengine_get(void)
  483. {
  484. struct dma_device *device, *_d;
  485. struct dma_chan *chan;
  486. int err;
  487. mutex_lock(&dma_list_mutex);
  488. dmaengine_ref_count++;
  489. /* try to grab channels */
  490. list_for_each_entry_safe(device, _d, &dma_device_list, global_node) {
  491. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  492. continue;
  493. list_for_each_entry(chan, &device->channels, device_node) {
  494. err = dma_chan_get(chan);
  495. if (err == -ENODEV) {
  496. /* module removed before we could use it */
  497. list_del_rcu(&device->global_node);
  498. break;
  499. } else if (err)
  500. pr_err("dmaengine: failed to get %s: (%d)\n",
  501. dma_chan_name(chan), err);
  502. }
  503. }
  504. /* if this is the first reference and there were channels
  505. * waiting we need to rebalance to get those channels
  506. * incorporated into the channel table
  507. */
  508. if (dmaengine_ref_count == 1)
  509. dma_channel_rebalance();
  510. mutex_unlock(&dma_list_mutex);
  511. }
  512. EXPORT_SYMBOL(dmaengine_get);
  513. /**
  514. * dmaengine_put - let dma drivers be removed when ref_count == 0
  515. */
  516. void dmaengine_put(void)
  517. {
  518. struct dma_device *device;
  519. struct dma_chan *chan;
  520. mutex_lock(&dma_list_mutex);
  521. dmaengine_ref_count--;
  522. BUG_ON(dmaengine_ref_count < 0);
  523. /* drop channel references */
  524. list_for_each_entry(device, &dma_device_list, global_node) {
  525. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  526. continue;
  527. list_for_each_entry(chan, &device->channels, device_node)
  528. dma_chan_put(chan);
  529. }
  530. mutex_unlock(&dma_list_mutex);
  531. }
  532. EXPORT_SYMBOL(dmaengine_put);
  533. static bool device_has_all_tx_types(struct dma_device *device)
  534. {
  535. /* A device that satisfies this test has channels that will never cause
  536. * an async_tx channel switch event as all possible operation types can
  537. * be handled.
  538. */
  539. #ifdef CONFIG_ASYNC_TX_DMA
  540. if (!dma_has_cap(DMA_INTERRUPT, device->cap_mask))
  541. return false;
  542. #endif
  543. #if defined(CONFIG_ASYNC_MEMCPY) || defined(CONFIG_ASYNC_MEMCPY_MODULE)
  544. if (!dma_has_cap(DMA_MEMCPY, device->cap_mask))
  545. return false;
  546. #endif
  547. #if defined(CONFIG_ASYNC_MEMSET) || defined(CONFIG_ASYNC_MEMSET_MODULE)
  548. if (!dma_has_cap(DMA_MEMSET, device->cap_mask))
  549. return false;
  550. #endif
  551. #if defined(CONFIG_ASYNC_XOR) || defined(CONFIG_ASYNC_XOR_MODULE)
  552. if (!dma_has_cap(DMA_XOR, device->cap_mask))
  553. return false;
  554. #ifndef CONFIG_ASYNC_TX_DISABLE_XOR_VAL_DMA
  555. if (!dma_has_cap(DMA_XOR_VAL, device->cap_mask))
  556. return false;
  557. #endif
  558. #endif
  559. #if defined(CONFIG_ASYNC_PQ) || defined(CONFIG_ASYNC_PQ_MODULE)
  560. if (!dma_has_cap(DMA_PQ, device->cap_mask))
  561. return false;
  562. #ifndef CONFIG_ASYNC_TX_DISABLE_PQ_VAL_DMA
  563. if (!dma_has_cap(DMA_PQ_VAL, device->cap_mask))
  564. return false;
  565. #endif
  566. #endif
  567. return true;
  568. }
  569. static int get_dma_id(struct dma_device *device)
  570. {
  571. int rc;
  572. idr_retry:
  573. if (!idr_pre_get(&dma_idr, GFP_KERNEL))
  574. return -ENOMEM;
  575. mutex_lock(&dma_list_mutex);
  576. rc = idr_get_new(&dma_idr, NULL, &device->dev_id);
  577. mutex_unlock(&dma_list_mutex);
  578. if (rc == -EAGAIN)
  579. goto idr_retry;
  580. else if (rc != 0)
  581. return rc;
  582. return 0;
  583. }
  584. /**
  585. * dma_async_device_register - registers DMA devices found
  586. * @device: &dma_device
  587. */
  588. int dma_async_device_register(struct dma_device *device)
  589. {
  590. int chancnt = 0, rc;
  591. struct dma_chan* chan;
  592. atomic_t *idr_ref;
  593. if (!device)
  594. return -ENODEV;
  595. /* validate device routines */
  596. BUG_ON(dma_has_cap(DMA_MEMCPY, device->cap_mask) &&
  597. !device->device_prep_dma_memcpy);
  598. BUG_ON(dma_has_cap(DMA_XOR, device->cap_mask) &&
  599. !device->device_prep_dma_xor);
  600. BUG_ON(dma_has_cap(DMA_XOR_VAL, device->cap_mask) &&
  601. !device->device_prep_dma_xor_val);
  602. BUG_ON(dma_has_cap(DMA_PQ, device->cap_mask) &&
  603. !device->device_prep_dma_pq);
  604. BUG_ON(dma_has_cap(DMA_PQ_VAL, device->cap_mask) &&
  605. !device->device_prep_dma_pq_val);
  606. BUG_ON(dma_has_cap(DMA_MEMSET, device->cap_mask) &&
  607. !device->device_prep_dma_memset);
  608. BUG_ON(dma_has_cap(DMA_INTERRUPT, device->cap_mask) &&
  609. !device->device_prep_dma_interrupt);
  610. BUG_ON(dma_has_cap(DMA_SLAVE, device->cap_mask) &&
  611. !device->device_prep_slave_sg);
  612. BUG_ON(dma_has_cap(DMA_SLAVE, device->cap_mask) &&
  613. !device->device_terminate_all);
  614. BUG_ON(!device->device_alloc_chan_resources);
  615. BUG_ON(!device->device_free_chan_resources);
  616. BUG_ON(!device->device_is_tx_complete);
  617. BUG_ON(!device->device_issue_pending);
  618. BUG_ON(!device->dev);
  619. /* note: this only matters in the
  620. * CONFIG_ASYNC_TX_DISABLE_CHANNEL_SWITCH=y case
  621. */
  622. if (device_has_all_tx_types(device))
  623. dma_cap_set(DMA_ASYNC_TX, device->cap_mask);
  624. idr_ref = kmalloc(sizeof(*idr_ref), GFP_KERNEL);
  625. if (!idr_ref)
  626. return -ENOMEM;
  627. rc = get_dma_id(device);
  628. if (rc != 0) {
  629. kfree(idr_ref);
  630. return rc;
  631. }
  632. atomic_set(idr_ref, 0);
  633. /* represent channels in sysfs. Probably want devs too */
  634. list_for_each_entry(chan, &device->channels, device_node) {
  635. rc = -ENOMEM;
  636. chan->local = alloc_percpu(typeof(*chan->local));
  637. if (chan->local == NULL)
  638. goto err_out;
  639. chan->dev = kzalloc(sizeof(*chan->dev), GFP_KERNEL);
  640. if (chan->dev == NULL) {
  641. free_percpu(chan->local);
  642. chan->local = NULL;
  643. goto err_out;
  644. }
  645. chan->chan_id = chancnt++;
  646. chan->dev->device.class = &dma_devclass;
  647. chan->dev->device.parent = device->dev;
  648. chan->dev->chan = chan;
  649. chan->dev->idr_ref = idr_ref;
  650. chan->dev->dev_id = device->dev_id;
  651. atomic_inc(idr_ref);
  652. dev_set_name(&chan->dev->device, "dma%dchan%d",
  653. device->dev_id, chan->chan_id);
  654. rc = device_register(&chan->dev->device);
  655. if (rc) {
  656. free_percpu(chan->local);
  657. chan->local = NULL;
  658. kfree(chan->dev);
  659. atomic_dec(idr_ref);
  660. goto err_out;
  661. }
  662. chan->client_count = 0;
  663. }
  664. device->chancnt = chancnt;
  665. mutex_lock(&dma_list_mutex);
  666. /* take references on public channels */
  667. if (dmaengine_ref_count && !dma_has_cap(DMA_PRIVATE, device->cap_mask))
  668. list_for_each_entry(chan, &device->channels, device_node) {
  669. /* if clients are already waiting for channels we need
  670. * to take references on their behalf
  671. */
  672. if (dma_chan_get(chan) == -ENODEV) {
  673. /* note we can only get here for the first
  674. * channel as the remaining channels are
  675. * guaranteed to get a reference
  676. */
  677. rc = -ENODEV;
  678. mutex_unlock(&dma_list_mutex);
  679. goto err_out;
  680. }
  681. }
  682. list_add_tail_rcu(&device->global_node, &dma_device_list);
  683. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  684. device->privatecnt++; /* Always private */
  685. dma_channel_rebalance();
  686. mutex_unlock(&dma_list_mutex);
  687. return 0;
  688. err_out:
  689. /* if we never registered a channel just release the idr */
  690. if (atomic_read(idr_ref) == 0) {
  691. mutex_lock(&dma_list_mutex);
  692. idr_remove(&dma_idr, device->dev_id);
  693. mutex_unlock(&dma_list_mutex);
  694. kfree(idr_ref);
  695. return rc;
  696. }
  697. list_for_each_entry(chan, &device->channels, device_node) {
  698. if (chan->local == NULL)
  699. continue;
  700. mutex_lock(&dma_list_mutex);
  701. chan->dev->chan = NULL;
  702. mutex_unlock(&dma_list_mutex);
  703. device_unregister(&chan->dev->device);
  704. free_percpu(chan->local);
  705. }
  706. return rc;
  707. }
  708. EXPORT_SYMBOL(dma_async_device_register);
  709. /**
  710. * dma_async_device_unregister - unregister a DMA device
  711. * @device: &dma_device
  712. *
  713. * This routine is called by dma driver exit routines, dmaengine holds module
  714. * references to prevent it being called while channels are in use.
  715. */
  716. void dma_async_device_unregister(struct dma_device *device)
  717. {
  718. struct dma_chan *chan;
  719. mutex_lock(&dma_list_mutex);
  720. list_del_rcu(&device->global_node);
  721. dma_channel_rebalance();
  722. mutex_unlock(&dma_list_mutex);
  723. list_for_each_entry(chan, &device->channels, device_node) {
  724. WARN_ONCE(chan->client_count,
  725. "%s called while %d clients hold a reference\n",
  726. __func__, chan->client_count);
  727. mutex_lock(&dma_list_mutex);
  728. chan->dev->chan = NULL;
  729. mutex_unlock(&dma_list_mutex);
  730. device_unregister(&chan->dev->device);
  731. }
  732. }
  733. EXPORT_SYMBOL(dma_async_device_unregister);
  734. /**
  735. * dma_async_memcpy_buf_to_buf - offloaded copy between virtual addresses
  736. * @chan: DMA channel to offload copy to
  737. * @dest: destination address (virtual)
  738. * @src: source address (virtual)
  739. * @len: length
  740. *
  741. * Both @dest and @src must be mappable to a bus address according to the
  742. * DMA mapping API rules for streaming mappings.
  743. * Both @dest and @src must stay memory resident (kernel memory or locked
  744. * user space pages).
  745. */
  746. dma_cookie_t
  747. dma_async_memcpy_buf_to_buf(struct dma_chan *chan, void *dest,
  748. void *src, size_t len)
  749. {
  750. struct dma_device *dev = chan->device;
  751. struct dma_async_tx_descriptor *tx;
  752. dma_addr_t dma_dest, dma_src;
  753. dma_cookie_t cookie;
  754. int cpu;
  755. unsigned long flags;
  756. dma_src = dma_map_single(dev->dev, src, len, DMA_TO_DEVICE);
  757. dma_dest = dma_map_single(dev->dev, dest, len, DMA_FROM_DEVICE);
  758. flags = DMA_CTRL_ACK |
  759. DMA_COMPL_SRC_UNMAP_SINGLE |
  760. DMA_COMPL_DEST_UNMAP_SINGLE;
  761. tx = dev->device_prep_dma_memcpy(chan, dma_dest, dma_src, len, flags);
  762. if (!tx) {
  763. dma_unmap_single(dev->dev, dma_src, len, DMA_TO_DEVICE);
  764. dma_unmap_single(dev->dev, dma_dest, len, DMA_FROM_DEVICE);
  765. return -ENOMEM;
  766. }
  767. tx->callback = NULL;
  768. cookie = tx->tx_submit(tx);
  769. cpu = get_cpu();
  770. per_cpu_ptr(chan->local, cpu)->bytes_transferred += len;
  771. per_cpu_ptr(chan->local, cpu)->memcpy_count++;
  772. put_cpu();
  773. return cookie;
  774. }
  775. EXPORT_SYMBOL(dma_async_memcpy_buf_to_buf);
  776. /**
  777. * dma_async_memcpy_buf_to_pg - offloaded copy from address to page
  778. * @chan: DMA channel to offload copy to
  779. * @page: destination page
  780. * @offset: offset in page to copy to
  781. * @kdata: source address (virtual)
  782. * @len: length
  783. *
  784. * Both @page/@offset and @kdata must be mappable to a bus address according
  785. * to the DMA mapping API rules for streaming mappings.
  786. * Both @page/@offset and @kdata must stay memory resident (kernel memory or
  787. * locked user space pages)
  788. */
  789. dma_cookie_t
  790. dma_async_memcpy_buf_to_pg(struct dma_chan *chan, struct page *page,
  791. unsigned int offset, void *kdata, size_t len)
  792. {
  793. struct dma_device *dev = chan->device;
  794. struct dma_async_tx_descriptor *tx;
  795. dma_addr_t dma_dest, dma_src;
  796. dma_cookie_t cookie;
  797. int cpu;
  798. unsigned long flags;
  799. dma_src = dma_map_single(dev->dev, kdata, len, DMA_TO_DEVICE);
  800. dma_dest = dma_map_page(dev->dev, page, offset, len, DMA_FROM_DEVICE);
  801. flags = DMA_CTRL_ACK | DMA_COMPL_SRC_UNMAP_SINGLE;
  802. tx = dev->device_prep_dma_memcpy(chan, dma_dest, dma_src, len, flags);
  803. if (!tx) {
  804. dma_unmap_single(dev->dev, dma_src, len, DMA_TO_DEVICE);
  805. dma_unmap_page(dev->dev, dma_dest, len, DMA_FROM_DEVICE);
  806. return -ENOMEM;
  807. }
  808. tx->callback = NULL;
  809. cookie = tx->tx_submit(tx);
  810. cpu = get_cpu();
  811. per_cpu_ptr(chan->local, cpu)->bytes_transferred += len;
  812. per_cpu_ptr(chan->local, cpu)->memcpy_count++;
  813. put_cpu();
  814. return cookie;
  815. }
  816. EXPORT_SYMBOL(dma_async_memcpy_buf_to_pg);
  817. /**
  818. * dma_async_memcpy_pg_to_pg - offloaded copy from page to page
  819. * @chan: DMA channel to offload copy to
  820. * @dest_pg: destination page
  821. * @dest_off: offset in page to copy to
  822. * @src_pg: source page
  823. * @src_off: offset in page to copy from
  824. * @len: length
  825. *
  826. * Both @dest_page/@dest_off and @src_page/@src_off must be mappable to a bus
  827. * address according to the DMA mapping API rules for streaming mappings.
  828. * Both @dest_page/@dest_off and @src_page/@src_off must stay memory resident
  829. * (kernel memory or locked user space pages).
  830. */
  831. dma_cookie_t
  832. dma_async_memcpy_pg_to_pg(struct dma_chan *chan, struct page *dest_pg,
  833. unsigned int dest_off, struct page *src_pg, unsigned int src_off,
  834. size_t len)
  835. {
  836. struct dma_device *dev = chan->device;
  837. struct dma_async_tx_descriptor *tx;
  838. dma_addr_t dma_dest, dma_src;
  839. dma_cookie_t cookie;
  840. int cpu;
  841. unsigned long flags;
  842. dma_src = dma_map_page(dev->dev, src_pg, src_off, len, DMA_TO_DEVICE);
  843. dma_dest = dma_map_page(dev->dev, dest_pg, dest_off, len,
  844. DMA_FROM_DEVICE);
  845. flags = DMA_CTRL_ACK;
  846. tx = dev->device_prep_dma_memcpy(chan, dma_dest, dma_src, len, flags);
  847. if (!tx) {
  848. dma_unmap_page(dev->dev, dma_src, len, DMA_TO_DEVICE);
  849. dma_unmap_page(dev->dev, dma_dest, len, DMA_FROM_DEVICE);
  850. return -ENOMEM;
  851. }
  852. tx->callback = NULL;
  853. cookie = tx->tx_submit(tx);
  854. cpu = get_cpu();
  855. per_cpu_ptr(chan->local, cpu)->bytes_transferred += len;
  856. per_cpu_ptr(chan->local, cpu)->memcpy_count++;
  857. put_cpu();
  858. return cookie;
  859. }
  860. EXPORT_SYMBOL(dma_async_memcpy_pg_to_pg);
  861. void dma_async_tx_descriptor_init(struct dma_async_tx_descriptor *tx,
  862. struct dma_chan *chan)
  863. {
  864. tx->chan = chan;
  865. spin_lock_init(&tx->lock);
  866. }
  867. EXPORT_SYMBOL(dma_async_tx_descriptor_init);
  868. /* dma_wait_for_async_tx - spin wait for a transaction to complete
  869. * @tx: in-flight transaction to wait on
  870. */
  871. enum dma_status
  872. dma_wait_for_async_tx(struct dma_async_tx_descriptor *tx)
  873. {
  874. unsigned long dma_sync_wait_timeout = jiffies + msecs_to_jiffies(5000);
  875. if (!tx)
  876. return DMA_SUCCESS;
  877. while (tx->cookie == -EBUSY) {
  878. if (time_after_eq(jiffies, dma_sync_wait_timeout)) {
  879. pr_err("%s timeout waiting for descriptor submission\n",
  880. __func__);
  881. return DMA_ERROR;
  882. }
  883. cpu_relax();
  884. }
  885. return dma_sync_wait(tx->chan, tx->cookie);
  886. }
  887. EXPORT_SYMBOL_GPL(dma_wait_for_async_tx);
  888. /* dma_run_dependencies - helper routine for dma drivers to process
  889. * (start) dependent operations on their target channel
  890. * @tx: transaction with dependencies
  891. */
  892. void dma_run_dependencies(struct dma_async_tx_descriptor *tx)
  893. {
  894. struct dma_async_tx_descriptor *dep = tx->next;
  895. struct dma_async_tx_descriptor *dep_next;
  896. struct dma_chan *chan;
  897. if (!dep)
  898. return;
  899. /* we'll submit tx->next now, so clear the link */
  900. tx->next = NULL;
  901. chan = dep->chan;
  902. /* keep submitting up until a channel switch is detected
  903. * in that case we will be called again as a result of
  904. * processing the interrupt from async_tx_channel_switch
  905. */
  906. for (; dep; dep = dep_next) {
  907. spin_lock_bh(&dep->lock);
  908. dep->parent = NULL;
  909. dep_next = dep->next;
  910. if (dep_next && dep_next->chan == chan)
  911. dep->next = NULL; /* ->next will be submitted */
  912. else
  913. dep_next = NULL; /* submit current dep and terminate */
  914. spin_unlock_bh(&dep->lock);
  915. dep->tx_submit(dep);
  916. }
  917. chan->device->device_issue_pending(chan);
  918. }
  919. EXPORT_SYMBOL_GPL(dma_run_dependencies);
  920. static int __init dma_bus_init(void)
  921. {
  922. idr_init(&dma_idr);
  923. mutex_init(&dma_list_mutex);
  924. return class_register(&dma_devclass);
  925. }
  926. arch_initcall(dma_bus_init);