startup.inc 2.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677
  1. #include <hwregs/asm/reg_map_asm.h>
  2. #include <hwregs/asm/bif_core_defs_asm.h>
  3. #include <hwregs/asm/gio_defs_asm.h>
  4. #include <hwregs/asm/config_defs_asm.h>
  5. .macro GIO_INIT
  6. move.d CONFIG_ETRAX_DEF_GIO_PA_OUT, $r0
  7. move.d REG_ADDR(gio, regi_gio, rw_pa_dout), $r1
  8. move.d $r0, [$r1]
  9. move.d CONFIG_ETRAX_DEF_GIO_PA_OE, $r0
  10. move.d REG_ADDR(gio, regi_gio, rw_pa_oe), $r1
  11. move.d $r0, [$r1]
  12. move.d CONFIG_ETRAX_DEF_GIO_PB_OUT, $r0
  13. move.d REG_ADDR(gio, regi_gio, rw_pb_dout), $r1
  14. move.d $r0, [$r1]
  15. move.d CONFIG_ETRAX_DEF_GIO_PB_OE, $r0
  16. move.d REG_ADDR(gio, regi_gio, rw_pb_oe), $r1
  17. move.d $r0, [$r1]
  18. move.d CONFIG_ETRAX_DEF_GIO_PC_OUT, $r0
  19. move.d REG_ADDR(gio, regi_gio, rw_pc_dout), $r1
  20. move.d $r0, [$r1]
  21. move.d CONFIG_ETRAX_DEF_GIO_PC_OE, $r0
  22. move.d REG_ADDR(gio, regi_gio, rw_pc_oe), $r1
  23. move.d $r0, [$r1]
  24. move.d CONFIG_ETRAX_DEF_GIO_PD_OUT, $r0
  25. move.d REG_ADDR(gio, regi_gio, rw_pd_dout), $r1
  26. move.d $r0, [$r1]
  27. move.d CONFIG_ETRAX_DEF_GIO_PD_OE, $r0
  28. move.d REG_ADDR(gio, regi_gio, rw_pd_oe), $r1
  29. move.d $r0, [$r1]
  30. move.d CONFIG_ETRAX_DEF_GIO_PE_OUT, $r0
  31. move.d REG_ADDR(gio, regi_gio, rw_pe_dout), $r1
  32. move.d $r0, [$r1]
  33. move.d CONFIG_ETRAX_DEF_GIO_PE_OE, $r0
  34. move.d REG_ADDR(gio, regi_gio, rw_pe_oe), $r1
  35. move.d $r0, [$r1]
  36. .endm
  37. .macro START_CLOCKS
  38. move.d REG_ADDR(config, regi_config, rw_clk_ctrl), $r1
  39. move.d [$r1], $r0
  40. or.d REG_STATE(config, rw_clk_ctrl, cpu, yes) | \
  41. REG_STATE(config, rw_clk_ctrl, bif, yes) | \
  42. REG_STATE(config, rw_clk_ctrl, fix_io, yes), $r0
  43. move.d $r0, [$r1]
  44. .endm
  45. .macro SETUP_WAIT_STATES
  46. ;; Set up waitstates etc
  47. move.d REG_ADDR(bif_core, regi_bif_core, rw_grp1_cfg), $r0
  48. move.d CONFIG_ETRAX_MEM_GRP1_CONFIG, $r1
  49. move.d $r1, [$r0]
  50. move.d REG_ADDR(bif_core, regi_bif_core, rw_grp2_cfg), $r0
  51. move.d CONFIG_ETRAX_MEM_GRP2_CONFIG, $r1
  52. move.d $r1, [$r0]
  53. move.d REG_ADDR(bif_core, regi_bif_core, rw_grp3_cfg), $r0
  54. move.d CONFIG_ETRAX_MEM_GRP3_CONFIG, $r1
  55. move.d $r1, [$r0]
  56. move.d REG_ADDR(bif_core, regi_bif_core, rw_grp4_cfg), $r0
  57. move.d CONFIG_ETRAX_MEM_GRP4_CONFIG, $r1
  58. move.d $r1, [$r0]
  59. #ifdef CONFIG_ETRAX_VCS_SIM
  60. ;; Set up minimal flash waitstates
  61. move.d 0, $r10
  62. move.d REG_ADDR(bif_core, regi_bif_core, rw_grp1_cfg), $r11
  63. move.d $r10, [$r11]
  64. #endif
  65. .endm