be_main.c 52 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050
  1. /*
  2. * Copyright (C) 2005 - 2009 ServerEngines
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License version 2
  7. * as published by the Free Software Foundation. The full GNU General
  8. * Public License is included in this distribution in the file called COPYING.
  9. *
  10. * Contact Information:
  11. * linux-drivers@serverengines.com
  12. *
  13. * ServerEngines
  14. * 209 N. Fair Oaks Ave
  15. * Sunnyvale, CA 94085
  16. */
  17. #include "be.h"
  18. #include <asm/div64.h>
  19. MODULE_VERSION(DRV_VER);
  20. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  21. MODULE_DESCRIPTION(DRV_DESC " " DRV_VER);
  22. MODULE_AUTHOR("ServerEngines Corporation");
  23. MODULE_LICENSE("GPL");
  24. static unsigned int rx_frag_size = 2048;
  25. module_param(rx_frag_size, uint, S_IRUGO);
  26. MODULE_PARM_DESC(rx_frag_size, "Size of a fragment that holds rcvd data.");
  27. static DEFINE_PCI_DEVICE_TABLE(be_dev_ids) = {
  28. { PCI_DEVICE(BE_VENDOR_ID, BE_DEVICE_ID1) },
  29. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID1) },
  30. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID2) },
  31. { 0 }
  32. };
  33. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  34. static void be_queue_free(struct be_adapter *adapter, struct be_queue_info *q)
  35. {
  36. struct be_dma_mem *mem = &q->dma_mem;
  37. if (mem->va)
  38. pci_free_consistent(adapter->pdev, mem->size,
  39. mem->va, mem->dma);
  40. }
  41. static int be_queue_alloc(struct be_adapter *adapter, struct be_queue_info *q,
  42. u16 len, u16 entry_size)
  43. {
  44. struct be_dma_mem *mem = &q->dma_mem;
  45. memset(q, 0, sizeof(*q));
  46. q->len = len;
  47. q->entry_size = entry_size;
  48. mem->size = len * entry_size;
  49. mem->va = pci_alloc_consistent(adapter->pdev, mem->size, &mem->dma);
  50. if (!mem->va)
  51. return -1;
  52. memset(mem->va, 0, mem->size);
  53. return 0;
  54. }
  55. static void be_intr_set(struct be_ctrl_info *ctrl, bool enable)
  56. {
  57. u8 __iomem *addr = ctrl->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET;
  58. u32 reg = ioread32(addr);
  59. u32 enabled = reg & MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  60. if (!enabled && enable) {
  61. reg |= MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  62. } else if (enabled && !enable) {
  63. reg &= ~MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  64. } else {
  65. printk(KERN_WARNING DRV_NAME
  66. ": bad value in membar_int_ctrl reg=0x%x\n", reg);
  67. return;
  68. }
  69. iowrite32(reg, addr);
  70. }
  71. static void be_rxq_notify(struct be_ctrl_info *ctrl, u16 qid, u16 posted)
  72. {
  73. u32 val = 0;
  74. val |= qid & DB_RQ_RING_ID_MASK;
  75. val |= posted << DB_RQ_NUM_POSTED_SHIFT;
  76. iowrite32(val, ctrl->db + DB_RQ_OFFSET);
  77. }
  78. static void be_txq_notify(struct be_ctrl_info *ctrl, u16 qid, u16 posted)
  79. {
  80. u32 val = 0;
  81. val |= qid & DB_TXULP_RING_ID_MASK;
  82. val |= (posted & DB_TXULP_NUM_POSTED_MASK) << DB_TXULP_NUM_POSTED_SHIFT;
  83. iowrite32(val, ctrl->db + DB_TXULP1_OFFSET);
  84. }
  85. static void be_eq_notify(struct be_ctrl_info *ctrl, u16 qid,
  86. bool arm, bool clear_int, u16 num_popped)
  87. {
  88. u32 val = 0;
  89. val |= qid & DB_EQ_RING_ID_MASK;
  90. if (arm)
  91. val |= 1 << DB_EQ_REARM_SHIFT;
  92. if (clear_int)
  93. val |= 1 << DB_EQ_CLR_SHIFT;
  94. val |= 1 << DB_EQ_EVNT_SHIFT;
  95. val |= num_popped << DB_EQ_NUM_POPPED_SHIFT;
  96. iowrite32(val, ctrl->db + DB_EQ_OFFSET);
  97. }
  98. void be_cq_notify(struct be_ctrl_info *ctrl, u16 qid,
  99. bool arm, u16 num_popped)
  100. {
  101. u32 val = 0;
  102. val |= qid & DB_CQ_RING_ID_MASK;
  103. if (arm)
  104. val |= 1 << DB_CQ_REARM_SHIFT;
  105. val |= num_popped << DB_CQ_NUM_POPPED_SHIFT;
  106. iowrite32(val, ctrl->db + DB_CQ_OFFSET);
  107. }
  108. static int be_mac_addr_set(struct net_device *netdev, void *p)
  109. {
  110. struct be_adapter *adapter = netdev_priv(netdev);
  111. struct sockaddr *addr = p;
  112. int status = 0;
  113. if (netif_running(netdev)) {
  114. status = be_cmd_pmac_del(&adapter->ctrl, adapter->if_handle,
  115. adapter->pmac_id);
  116. if (status)
  117. return status;
  118. status = be_cmd_pmac_add(&adapter->ctrl, (u8 *)addr->sa_data,
  119. adapter->if_handle, &adapter->pmac_id);
  120. }
  121. if (!status)
  122. memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
  123. return status;
  124. }
  125. static void netdev_stats_update(struct be_adapter *adapter)
  126. {
  127. struct be_hw_stats *hw_stats = hw_stats_from_cmd(adapter->stats.cmd.va);
  128. struct be_rxf_stats *rxf_stats = &hw_stats->rxf;
  129. struct be_port_rxf_stats *port_stats =
  130. &rxf_stats->port[adapter->port_num];
  131. struct net_device_stats *dev_stats = &adapter->stats.net_stats;
  132. struct be_erx_stats *erx_stats = &hw_stats->erx;
  133. dev_stats->rx_packets = port_stats->rx_total_frames;
  134. dev_stats->tx_packets = port_stats->tx_unicastframes +
  135. port_stats->tx_multicastframes + port_stats->tx_broadcastframes;
  136. dev_stats->rx_bytes = (u64) port_stats->rx_bytes_msd << 32 |
  137. (u64) port_stats->rx_bytes_lsd;
  138. dev_stats->tx_bytes = (u64) port_stats->tx_bytes_msd << 32 |
  139. (u64) port_stats->tx_bytes_lsd;
  140. /* bad pkts received */
  141. dev_stats->rx_errors = port_stats->rx_crc_errors +
  142. port_stats->rx_alignment_symbol_errors +
  143. port_stats->rx_in_range_errors +
  144. port_stats->rx_out_range_errors +
  145. port_stats->rx_frame_too_long +
  146. port_stats->rx_dropped_too_small +
  147. port_stats->rx_dropped_too_short +
  148. port_stats->rx_dropped_header_too_small +
  149. port_stats->rx_dropped_tcp_length +
  150. port_stats->rx_dropped_runt +
  151. port_stats->rx_tcp_checksum_errs +
  152. port_stats->rx_ip_checksum_errs +
  153. port_stats->rx_udp_checksum_errs;
  154. /* no space in linux buffers: best possible approximation */
  155. dev_stats->rx_dropped = erx_stats->rx_drops_no_fragments[0];
  156. /* detailed rx errors */
  157. dev_stats->rx_length_errors = port_stats->rx_in_range_errors +
  158. port_stats->rx_out_range_errors +
  159. port_stats->rx_frame_too_long;
  160. /* receive ring buffer overflow */
  161. dev_stats->rx_over_errors = 0;
  162. dev_stats->rx_crc_errors = port_stats->rx_crc_errors;
  163. /* frame alignment errors */
  164. dev_stats->rx_frame_errors = port_stats->rx_alignment_symbol_errors;
  165. /* receiver fifo overrun */
  166. /* drops_no_pbuf is no per i/f, it's per BE card */
  167. dev_stats->rx_fifo_errors = port_stats->rx_fifo_overflow +
  168. port_stats->rx_input_fifo_overflow +
  169. rxf_stats->rx_drops_no_pbuf;
  170. /* receiver missed packetd */
  171. dev_stats->rx_missed_errors = 0;
  172. /* packet transmit problems */
  173. dev_stats->tx_errors = 0;
  174. /* no space available in linux */
  175. dev_stats->tx_dropped = 0;
  176. dev_stats->multicast = port_stats->tx_multicastframes;
  177. dev_stats->collisions = 0;
  178. /* detailed tx_errors */
  179. dev_stats->tx_aborted_errors = 0;
  180. dev_stats->tx_carrier_errors = 0;
  181. dev_stats->tx_fifo_errors = 0;
  182. dev_stats->tx_heartbeat_errors = 0;
  183. dev_stats->tx_window_errors = 0;
  184. }
  185. static void be_link_status_update(struct be_adapter *adapter)
  186. {
  187. struct be_link_info *prev = &adapter->link;
  188. struct be_link_info now = { 0 };
  189. struct net_device *netdev = adapter->netdev;
  190. be_cmd_link_status_query(&adapter->ctrl, &now);
  191. /* If link came up or went down */
  192. if (now.speed != prev->speed && (now.speed == PHY_LINK_SPEED_ZERO ||
  193. prev->speed == PHY_LINK_SPEED_ZERO)) {
  194. if (now.speed == PHY_LINK_SPEED_ZERO) {
  195. netif_stop_queue(netdev);
  196. netif_carrier_off(netdev);
  197. printk(KERN_INFO "%s: Link down\n", netdev->name);
  198. } else {
  199. netif_start_queue(netdev);
  200. netif_carrier_on(netdev);
  201. printk(KERN_INFO "%s: Link up\n", netdev->name);
  202. }
  203. }
  204. *prev = now;
  205. }
  206. /* Update the EQ delay n BE based on the RX frags consumed / sec */
  207. static void be_rx_eqd_update(struct be_adapter *adapter)
  208. {
  209. struct be_ctrl_info *ctrl = &adapter->ctrl;
  210. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  211. struct be_drvr_stats *stats = &adapter->stats.drvr_stats;
  212. ulong now = jiffies;
  213. u32 eqd;
  214. if (!rx_eq->enable_aic)
  215. return;
  216. /* Wrapped around */
  217. if (time_before(now, stats->rx_fps_jiffies)) {
  218. stats->rx_fps_jiffies = now;
  219. return;
  220. }
  221. /* Update once a second */
  222. if ((now - stats->rx_fps_jiffies) < HZ)
  223. return;
  224. stats->be_rx_fps = (stats->be_rx_frags - stats->be_prev_rx_frags) /
  225. ((now - stats->rx_fps_jiffies) / HZ);
  226. stats->rx_fps_jiffies = now;
  227. stats->be_prev_rx_frags = stats->be_rx_frags;
  228. eqd = stats->be_rx_fps / 110000;
  229. eqd = eqd << 3;
  230. if (eqd > rx_eq->max_eqd)
  231. eqd = rx_eq->max_eqd;
  232. if (eqd < rx_eq->min_eqd)
  233. eqd = rx_eq->min_eqd;
  234. if (eqd < 10)
  235. eqd = 0;
  236. if (eqd != rx_eq->cur_eqd)
  237. be_cmd_modify_eqd(ctrl, rx_eq->q.id, eqd);
  238. rx_eq->cur_eqd = eqd;
  239. }
  240. static struct net_device_stats *be_get_stats(struct net_device *dev)
  241. {
  242. struct be_adapter *adapter = netdev_priv(dev);
  243. return &adapter->stats.net_stats;
  244. }
  245. static u32 be_calc_rate(u64 bytes, unsigned long ticks)
  246. {
  247. u64 rate = bytes;
  248. do_div(rate, ticks / HZ);
  249. rate <<= 3; /* bytes/sec -> bits/sec */
  250. do_div(rate, 1000000ul); /* MB/Sec */
  251. return rate;
  252. }
  253. static void be_tx_rate_update(struct be_adapter *adapter)
  254. {
  255. struct be_drvr_stats *stats = drvr_stats(adapter);
  256. ulong now = jiffies;
  257. /* Wrapped around? */
  258. if (time_before(now, stats->be_tx_jiffies)) {
  259. stats->be_tx_jiffies = now;
  260. return;
  261. }
  262. /* Update tx rate once in two seconds */
  263. if ((now - stats->be_tx_jiffies) > 2 * HZ) {
  264. stats->be_tx_rate = be_calc_rate(stats->be_tx_bytes
  265. - stats->be_tx_bytes_prev,
  266. now - stats->be_tx_jiffies);
  267. stats->be_tx_jiffies = now;
  268. stats->be_tx_bytes_prev = stats->be_tx_bytes;
  269. }
  270. }
  271. static void be_tx_stats_update(struct be_adapter *adapter,
  272. u32 wrb_cnt, u32 copied, bool stopped)
  273. {
  274. struct be_drvr_stats *stats = drvr_stats(adapter);
  275. stats->be_tx_reqs++;
  276. stats->be_tx_wrbs += wrb_cnt;
  277. stats->be_tx_bytes += copied;
  278. if (stopped)
  279. stats->be_tx_stops++;
  280. }
  281. /* Determine number of WRB entries needed to xmit data in an skb */
  282. static u32 wrb_cnt_for_skb(struct sk_buff *skb, bool *dummy)
  283. {
  284. int cnt = (skb->len > skb->data_len);
  285. cnt += skb_shinfo(skb)->nr_frags;
  286. /* to account for hdr wrb */
  287. cnt++;
  288. if (cnt & 1) {
  289. /* add a dummy to make it an even num */
  290. cnt++;
  291. *dummy = true;
  292. } else
  293. *dummy = false;
  294. BUG_ON(cnt > BE_MAX_TX_FRAG_COUNT);
  295. return cnt;
  296. }
  297. static inline void wrb_fill(struct be_eth_wrb *wrb, u64 addr, int len)
  298. {
  299. wrb->frag_pa_hi = upper_32_bits(addr);
  300. wrb->frag_pa_lo = addr & 0xFFFFFFFF;
  301. wrb->frag_len = len & ETH_WRB_FRAG_LEN_MASK;
  302. }
  303. static void wrb_fill_hdr(struct be_eth_hdr_wrb *hdr, struct sk_buff *skb,
  304. bool vlan, u32 wrb_cnt, u32 len)
  305. {
  306. memset(hdr, 0, sizeof(*hdr));
  307. AMAP_SET_BITS(struct amap_eth_hdr_wrb, crc, hdr, 1);
  308. if (skb_shinfo(skb)->gso_segs > 1 && skb_shinfo(skb)->gso_size) {
  309. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso, hdr, 1);
  310. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso_mss,
  311. hdr, skb_shinfo(skb)->gso_size);
  312. } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
  313. if (is_tcp_pkt(skb))
  314. AMAP_SET_BITS(struct amap_eth_hdr_wrb, tcpcs, hdr, 1);
  315. else if (is_udp_pkt(skb))
  316. AMAP_SET_BITS(struct amap_eth_hdr_wrb, udpcs, hdr, 1);
  317. }
  318. if (vlan && vlan_tx_tag_present(skb)) {
  319. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan, hdr, 1);
  320. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan_tag,
  321. hdr, vlan_tx_tag_get(skb));
  322. }
  323. AMAP_SET_BITS(struct amap_eth_hdr_wrb, event, hdr, 1);
  324. AMAP_SET_BITS(struct amap_eth_hdr_wrb, complete, hdr, 1);
  325. AMAP_SET_BITS(struct amap_eth_hdr_wrb, num_wrb, hdr, wrb_cnt);
  326. AMAP_SET_BITS(struct amap_eth_hdr_wrb, len, hdr, len);
  327. }
  328. static int make_tx_wrbs(struct be_adapter *adapter,
  329. struct sk_buff *skb, u32 wrb_cnt, bool dummy_wrb)
  330. {
  331. u64 busaddr;
  332. u32 i, copied = 0;
  333. struct pci_dev *pdev = adapter->pdev;
  334. struct sk_buff *first_skb = skb;
  335. struct be_queue_info *txq = &adapter->tx_obj.q;
  336. struct be_eth_wrb *wrb;
  337. struct be_eth_hdr_wrb *hdr;
  338. atomic_add(wrb_cnt, &txq->used);
  339. hdr = queue_head_node(txq);
  340. queue_head_inc(txq);
  341. if (skb->len > skb->data_len) {
  342. int len = skb->len - skb->data_len;
  343. busaddr = pci_map_single(pdev, skb->data, len,
  344. PCI_DMA_TODEVICE);
  345. wrb = queue_head_node(txq);
  346. wrb_fill(wrb, busaddr, len);
  347. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  348. queue_head_inc(txq);
  349. copied += len;
  350. }
  351. for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
  352. struct skb_frag_struct *frag =
  353. &skb_shinfo(skb)->frags[i];
  354. busaddr = pci_map_page(pdev, frag->page,
  355. frag->page_offset,
  356. frag->size, PCI_DMA_TODEVICE);
  357. wrb = queue_head_node(txq);
  358. wrb_fill(wrb, busaddr, frag->size);
  359. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  360. queue_head_inc(txq);
  361. copied += frag->size;
  362. }
  363. if (dummy_wrb) {
  364. wrb = queue_head_node(txq);
  365. wrb_fill(wrb, 0, 0);
  366. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  367. queue_head_inc(txq);
  368. }
  369. wrb_fill_hdr(hdr, first_skb, adapter->vlan_grp ? true : false,
  370. wrb_cnt, copied);
  371. be_dws_cpu_to_le(hdr, sizeof(*hdr));
  372. return copied;
  373. }
  374. static int be_xmit(struct sk_buff *skb, struct net_device *netdev)
  375. {
  376. struct be_adapter *adapter = netdev_priv(netdev);
  377. struct be_tx_obj *tx_obj = &adapter->tx_obj;
  378. struct be_queue_info *txq = &tx_obj->q;
  379. u32 wrb_cnt = 0, copied = 0;
  380. u32 start = txq->head;
  381. bool dummy_wrb, stopped = false;
  382. wrb_cnt = wrb_cnt_for_skb(skb, &dummy_wrb);
  383. copied = make_tx_wrbs(adapter, skb, wrb_cnt, dummy_wrb);
  384. /* record the sent skb in the sent_skb table */
  385. BUG_ON(tx_obj->sent_skb_list[start]);
  386. tx_obj->sent_skb_list[start] = skb;
  387. /* Ensure that txq has space for the next skb; Else stop the queue
  388. * *BEFORE* ringing the tx doorbell, so that we serialze the
  389. * tx compls of the current transmit which'll wake up the queue
  390. */
  391. if ((BE_MAX_TX_FRAG_COUNT + atomic_read(&txq->used)) >= txq->len) {
  392. netif_stop_queue(netdev);
  393. stopped = true;
  394. }
  395. be_txq_notify(&adapter->ctrl, txq->id, wrb_cnt);
  396. be_tx_stats_update(adapter, wrb_cnt, copied, stopped);
  397. return NETDEV_TX_OK;
  398. }
  399. static int be_change_mtu(struct net_device *netdev, int new_mtu)
  400. {
  401. struct be_adapter *adapter = netdev_priv(netdev);
  402. if (new_mtu < BE_MIN_MTU ||
  403. new_mtu > BE_MAX_JUMBO_FRAME_SIZE) {
  404. dev_info(&adapter->pdev->dev,
  405. "MTU must be between %d and %d bytes\n",
  406. BE_MIN_MTU, BE_MAX_JUMBO_FRAME_SIZE);
  407. return -EINVAL;
  408. }
  409. dev_info(&adapter->pdev->dev, "MTU changed from %d to %d bytes\n",
  410. netdev->mtu, new_mtu);
  411. netdev->mtu = new_mtu;
  412. return 0;
  413. }
  414. /*
  415. * if there are BE_NUM_VLANS_SUPPORTED or lesser number of VLANS configured,
  416. * program them in BE. If more than BE_NUM_VLANS_SUPPORTED are configured,
  417. * set the BE in promiscuous VLAN mode.
  418. */
  419. static void be_vid_config(struct net_device *netdev)
  420. {
  421. struct be_adapter *adapter = netdev_priv(netdev);
  422. u16 vtag[BE_NUM_VLANS_SUPPORTED];
  423. u16 ntags = 0, i;
  424. if (adapter->num_vlans <= BE_NUM_VLANS_SUPPORTED) {
  425. /* Construct VLAN Table to give to HW */
  426. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  427. if (adapter->vlan_tag[i]) {
  428. vtag[ntags] = cpu_to_le16(i);
  429. ntags++;
  430. }
  431. }
  432. be_cmd_vlan_config(&adapter->ctrl, adapter->if_handle,
  433. vtag, ntags, 1, 0);
  434. } else {
  435. be_cmd_vlan_config(&adapter->ctrl, adapter->if_handle,
  436. NULL, 0, 1, 1);
  437. }
  438. }
  439. static void be_vlan_register(struct net_device *netdev, struct vlan_group *grp)
  440. {
  441. struct be_adapter *adapter = netdev_priv(netdev);
  442. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  443. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  444. struct be_ctrl_info *ctrl = &adapter->ctrl;
  445. be_eq_notify(ctrl, rx_eq->q.id, false, false, 0);
  446. be_eq_notify(ctrl, tx_eq->q.id, false, false, 0);
  447. adapter->vlan_grp = grp;
  448. be_eq_notify(ctrl, rx_eq->q.id, true, false, 0);
  449. be_eq_notify(ctrl, tx_eq->q.id, true, false, 0);
  450. }
  451. static void be_vlan_add_vid(struct net_device *netdev, u16 vid)
  452. {
  453. struct be_adapter *adapter = netdev_priv(netdev);
  454. adapter->num_vlans++;
  455. adapter->vlan_tag[vid] = 1;
  456. be_vid_config(netdev);
  457. }
  458. static void be_vlan_rem_vid(struct net_device *netdev, u16 vid)
  459. {
  460. struct be_adapter *adapter = netdev_priv(netdev);
  461. adapter->num_vlans--;
  462. adapter->vlan_tag[vid] = 0;
  463. vlan_group_set_device(adapter->vlan_grp, vid, NULL);
  464. be_vid_config(netdev);
  465. }
  466. static void be_set_multicast_list(struct net_device *netdev)
  467. {
  468. struct be_adapter *adapter = netdev_priv(netdev);
  469. struct be_ctrl_info *ctrl = &adapter->ctrl;
  470. if (netdev->flags & IFF_PROMISC) {
  471. be_cmd_promiscuous_config(ctrl, adapter->port_num, 1);
  472. adapter->promiscuous = true;
  473. goto done;
  474. }
  475. /* BE was previously in promiscous mode; disable it */
  476. if (adapter->promiscuous) {
  477. adapter->promiscuous = false;
  478. be_cmd_promiscuous_config(ctrl, adapter->port_num, 0);
  479. }
  480. if (netdev->flags & IFF_ALLMULTI) {
  481. be_cmd_multicast_set(ctrl, adapter->if_handle, NULL, 0);
  482. goto done;
  483. }
  484. be_cmd_multicast_set(ctrl, adapter->if_handle, netdev->mc_list,
  485. netdev->mc_count);
  486. done:
  487. return;
  488. }
  489. static void be_rx_rate_update(struct be_adapter *adapter)
  490. {
  491. struct be_drvr_stats *stats = drvr_stats(adapter);
  492. ulong now = jiffies;
  493. /* Wrapped around */
  494. if (time_before(now, stats->be_rx_jiffies)) {
  495. stats->be_rx_jiffies = now;
  496. return;
  497. }
  498. /* Update the rate once in two seconds */
  499. if ((now - stats->be_rx_jiffies) < 2 * HZ)
  500. return;
  501. stats->be_rx_rate = be_calc_rate(stats->be_rx_bytes
  502. - stats->be_rx_bytes_prev,
  503. now - stats->be_rx_jiffies);
  504. stats->be_rx_jiffies = now;
  505. stats->be_rx_bytes_prev = stats->be_rx_bytes;
  506. }
  507. static void be_rx_stats_update(struct be_adapter *adapter,
  508. u32 pktsize, u16 numfrags)
  509. {
  510. struct be_drvr_stats *stats = drvr_stats(adapter);
  511. stats->be_rx_compl++;
  512. stats->be_rx_frags += numfrags;
  513. stats->be_rx_bytes += pktsize;
  514. }
  515. static inline bool do_pkt_csum(struct be_eth_rx_compl *rxcp, bool cso)
  516. {
  517. u8 l4_cksm, ip_version, ipcksm, tcpf = 0, udpf = 0, ipv6_chk;
  518. l4_cksm = AMAP_GET_BITS(struct amap_eth_rx_compl, l4_cksm, rxcp);
  519. ipcksm = AMAP_GET_BITS(struct amap_eth_rx_compl, ipcksm, rxcp);
  520. ip_version = AMAP_GET_BITS(struct amap_eth_rx_compl, ip_version, rxcp);
  521. if (ip_version) {
  522. tcpf = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  523. udpf = AMAP_GET_BITS(struct amap_eth_rx_compl, udpf, rxcp);
  524. }
  525. ipv6_chk = (ip_version && (tcpf || udpf));
  526. return ((l4_cksm && ipv6_chk && ipcksm) && cso) ? false : true;
  527. }
  528. static struct be_rx_page_info *
  529. get_rx_page_info(struct be_adapter *adapter, u16 frag_idx)
  530. {
  531. struct be_rx_page_info *rx_page_info;
  532. struct be_queue_info *rxq = &adapter->rx_obj.q;
  533. rx_page_info = &adapter->rx_obj.page_info_tbl[frag_idx];
  534. BUG_ON(!rx_page_info->page);
  535. if (rx_page_info->last_page_user)
  536. pci_unmap_page(adapter->pdev, pci_unmap_addr(rx_page_info, bus),
  537. adapter->big_page_size, PCI_DMA_FROMDEVICE);
  538. atomic_dec(&rxq->used);
  539. return rx_page_info;
  540. }
  541. /* Throwaway the data in the Rx completion */
  542. static void be_rx_compl_discard(struct be_adapter *adapter,
  543. struct be_eth_rx_compl *rxcp)
  544. {
  545. struct be_queue_info *rxq = &adapter->rx_obj.q;
  546. struct be_rx_page_info *page_info;
  547. u16 rxq_idx, i, num_rcvd;
  548. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  549. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  550. for (i = 0; i < num_rcvd; i++) {
  551. page_info = get_rx_page_info(adapter, rxq_idx);
  552. put_page(page_info->page);
  553. memset(page_info, 0, sizeof(*page_info));
  554. index_inc(&rxq_idx, rxq->len);
  555. }
  556. }
  557. /*
  558. * skb_fill_rx_data forms a complete skb for an ether frame
  559. * indicated by rxcp.
  560. */
  561. static void skb_fill_rx_data(struct be_adapter *adapter,
  562. struct sk_buff *skb, struct be_eth_rx_compl *rxcp)
  563. {
  564. struct be_queue_info *rxq = &adapter->rx_obj.q;
  565. struct be_rx_page_info *page_info;
  566. u16 rxq_idx, i, num_rcvd;
  567. u32 pktsize, hdr_len, curr_frag_len;
  568. u8 *start;
  569. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  570. pktsize = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  571. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  572. page_info = get_rx_page_info(adapter, rxq_idx);
  573. start = page_address(page_info->page) + page_info->page_offset;
  574. prefetch(start);
  575. /* Copy data in the first descriptor of this completion */
  576. curr_frag_len = min(pktsize, rx_frag_size);
  577. /* Copy the header portion into skb_data */
  578. hdr_len = min((u32)BE_HDR_LEN, curr_frag_len);
  579. memcpy(skb->data, start, hdr_len);
  580. skb->len = curr_frag_len;
  581. if (curr_frag_len <= BE_HDR_LEN) { /* tiny packet */
  582. /* Complete packet has now been moved to data */
  583. put_page(page_info->page);
  584. skb->data_len = 0;
  585. skb->tail += curr_frag_len;
  586. } else {
  587. skb_shinfo(skb)->nr_frags = 1;
  588. skb_shinfo(skb)->frags[0].page = page_info->page;
  589. skb_shinfo(skb)->frags[0].page_offset =
  590. page_info->page_offset + hdr_len;
  591. skb_shinfo(skb)->frags[0].size = curr_frag_len - hdr_len;
  592. skb->data_len = curr_frag_len - hdr_len;
  593. skb->tail += hdr_len;
  594. }
  595. memset(page_info, 0, sizeof(*page_info));
  596. if (pktsize <= rx_frag_size) {
  597. BUG_ON(num_rcvd != 1);
  598. goto done;
  599. }
  600. /* More frags present for this completion */
  601. pktsize -= curr_frag_len; /* account for above copied frag */
  602. for (i = 1; i < num_rcvd; i++) {
  603. index_inc(&rxq_idx, rxq->len);
  604. page_info = get_rx_page_info(adapter, rxq_idx);
  605. curr_frag_len = min(pktsize, rx_frag_size);
  606. skb_shinfo(skb)->frags[i].page = page_info->page;
  607. skb_shinfo(skb)->frags[i].page_offset = page_info->page_offset;
  608. skb_shinfo(skb)->frags[i].size = curr_frag_len;
  609. skb->len += curr_frag_len;
  610. skb->data_len += curr_frag_len;
  611. skb_shinfo(skb)->nr_frags++;
  612. pktsize -= curr_frag_len;
  613. memset(page_info, 0, sizeof(*page_info));
  614. }
  615. done:
  616. be_rx_stats_update(adapter, pktsize, num_rcvd);
  617. return;
  618. }
  619. /* Process the RX completion indicated by rxcp when LRO is disabled */
  620. static void be_rx_compl_process(struct be_adapter *adapter,
  621. struct be_eth_rx_compl *rxcp)
  622. {
  623. struct sk_buff *skb;
  624. u32 vtp, vid;
  625. vtp = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  626. skb = netdev_alloc_skb(adapter->netdev, BE_HDR_LEN + NET_IP_ALIGN);
  627. if (!skb) {
  628. if (net_ratelimit())
  629. dev_warn(&adapter->pdev->dev, "skb alloc failed\n");
  630. be_rx_compl_discard(adapter, rxcp);
  631. return;
  632. }
  633. skb_reserve(skb, NET_IP_ALIGN);
  634. skb_fill_rx_data(adapter, skb, rxcp);
  635. if (do_pkt_csum(rxcp, adapter->rx_csum))
  636. skb->ip_summed = CHECKSUM_NONE;
  637. else
  638. skb->ip_summed = CHECKSUM_UNNECESSARY;
  639. skb->truesize = skb->len + sizeof(struct sk_buff);
  640. skb->protocol = eth_type_trans(skb, adapter->netdev);
  641. skb->dev = adapter->netdev;
  642. if (vtp) {
  643. if (!adapter->vlan_grp || adapter->num_vlans == 0) {
  644. kfree_skb(skb);
  645. return;
  646. }
  647. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  648. vid = be16_to_cpu(vid);
  649. vlan_hwaccel_receive_skb(skb, adapter->vlan_grp, vid);
  650. } else {
  651. netif_receive_skb(skb);
  652. }
  653. adapter->netdev->last_rx = jiffies;
  654. return;
  655. }
  656. /* Process the RX completion indicated by rxcp when LRO is enabled */
  657. static void be_rx_compl_process_lro(struct be_adapter *adapter,
  658. struct be_eth_rx_compl *rxcp)
  659. {
  660. struct be_rx_page_info *page_info;
  661. struct skb_frag_struct rx_frags[BE_MAX_FRAGS_PER_FRAME];
  662. struct be_queue_info *rxq = &adapter->rx_obj.q;
  663. u32 num_rcvd, pkt_size, remaining, vlanf, curr_frag_len;
  664. u16 i, rxq_idx = 0, vid;
  665. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  666. pkt_size = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  667. vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  668. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  669. remaining = pkt_size;
  670. for (i = 0; i < num_rcvd; i++) {
  671. page_info = get_rx_page_info(adapter, rxq_idx);
  672. curr_frag_len = min(remaining, rx_frag_size);
  673. rx_frags[i].page = page_info->page;
  674. rx_frags[i].page_offset = page_info->page_offset;
  675. rx_frags[i].size = curr_frag_len;
  676. remaining -= curr_frag_len;
  677. index_inc(&rxq_idx, rxq->len);
  678. memset(page_info, 0, sizeof(*page_info));
  679. }
  680. if (likely(!vlanf)) {
  681. lro_receive_frags(&adapter->rx_obj.lro_mgr, rx_frags, pkt_size,
  682. pkt_size, NULL, 0);
  683. } else {
  684. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  685. vid = be16_to_cpu(vid);
  686. if (!adapter->vlan_grp || adapter->num_vlans == 0)
  687. return;
  688. lro_vlan_hwaccel_receive_frags(&adapter->rx_obj.lro_mgr,
  689. rx_frags, pkt_size, pkt_size, adapter->vlan_grp,
  690. vid, NULL, 0);
  691. }
  692. be_rx_stats_update(adapter, pkt_size, num_rcvd);
  693. return;
  694. }
  695. static struct be_eth_rx_compl *be_rx_compl_get(struct be_adapter *adapter)
  696. {
  697. struct be_eth_rx_compl *rxcp = queue_tail_node(&adapter->rx_obj.cq);
  698. if (rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] == 0)
  699. return NULL;
  700. be_dws_le_to_cpu(rxcp, sizeof(*rxcp));
  701. queue_tail_inc(&adapter->rx_obj.cq);
  702. return rxcp;
  703. }
  704. /* To reset the valid bit, we need to reset the whole word as
  705. * when walking the queue the valid entries are little-endian
  706. * and invalid entries are host endian
  707. */
  708. static inline void be_rx_compl_reset(struct be_eth_rx_compl *rxcp)
  709. {
  710. rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] = 0;
  711. }
  712. static inline struct page *be_alloc_pages(u32 size)
  713. {
  714. gfp_t alloc_flags = GFP_ATOMIC;
  715. u32 order = get_order(size);
  716. if (order > 0)
  717. alloc_flags |= __GFP_COMP;
  718. return alloc_pages(alloc_flags, order);
  719. }
  720. /*
  721. * Allocate a page, split it to fragments of size rx_frag_size and post as
  722. * receive buffers to BE
  723. */
  724. static void be_post_rx_frags(struct be_adapter *adapter)
  725. {
  726. struct be_rx_page_info *page_info_tbl = adapter->rx_obj.page_info_tbl;
  727. struct be_rx_page_info *page_info = NULL;
  728. struct be_queue_info *rxq = &adapter->rx_obj.q;
  729. struct page *pagep = NULL;
  730. struct be_eth_rx_d *rxd;
  731. u64 page_dmaaddr = 0, frag_dmaaddr;
  732. u32 posted, page_offset = 0;
  733. page_info = &page_info_tbl[rxq->head];
  734. for (posted = 0; posted < MAX_RX_POST && !page_info->page; posted++) {
  735. if (!pagep) {
  736. pagep = be_alloc_pages(adapter->big_page_size);
  737. if (unlikely(!pagep)) {
  738. drvr_stats(adapter)->be_ethrx_post_fail++;
  739. break;
  740. }
  741. page_dmaaddr = pci_map_page(adapter->pdev, pagep, 0,
  742. adapter->big_page_size,
  743. PCI_DMA_FROMDEVICE);
  744. page_info->page_offset = 0;
  745. } else {
  746. get_page(pagep);
  747. page_info->page_offset = page_offset + rx_frag_size;
  748. }
  749. page_offset = page_info->page_offset;
  750. page_info->page = pagep;
  751. pci_unmap_addr_set(page_info, bus, page_dmaaddr);
  752. frag_dmaaddr = page_dmaaddr + page_info->page_offset;
  753. rxd = queue_head_node(rxq);
  754. rxd->fragpa_lo = cpu_to_le32(frag_dmaaddr & 0xFFFFFFFF);
  755. rxd->fragpa_hi = cpu_to_le32(upper_32_bits(frag_dmaaddr));
  756. queue_head_inc(rxq);
  757. /* Any space left in the current big page for another frag? */
  758. if ((page_offset + rx_frag_size + rx_frag_size) >
  759. adapter->big_page_size) {
  760. pagep = NULL;
  761. page_info->last_page_user = true;
  762. }
  763. page_info = &page_info_tbl[rxq->head];
  764. }
  765. if (pagep)
  766. page_info->last_page_user = true;
  767. if (posted) {
  768. atomic_add(posted, &rxq->used);
  769. be_rxq_notify(&adapter->ctrl, rxq->id, posted);
  770. } else if (atomic_read(&rxq->used) == 0) {
  771. /* Let be_worker replenish when memory is available */
  772. adapter->rx_post_starved = true;
  773. }
  774. return;
  775. }
  776. static struct be_eth_tx_compl *be_tx_compl_get(struct be_queue_info *tx_cq)
  777. {
  778. struct be_eth_tx_compl *txcp = queue_tail_node(tx_cq);
  779. if (txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] == 0)
  780. return NULL;
  781. be_dws_le_to_cpu(txcp, sizeof(*txcp));
  782. txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] = 0;
  783. queue_tail_inc(tx_cq);
  784. return txcp;
  785. }
  786. static void be_tx_compl_process(struct be_adapter *adapter, u16 last_index)
  787. {
  788. struct be_queue_info *txq = &adapter->tx_obj.q;
  789. struct be_eth_wrb *wrb;
  790. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  791. struct sk_buff *sent_skb;
  792. u64 busaddr;
  793. u16 cur_index, num_wrbs = 0;
  794. cur_index = txq->tail;
  795. sent_skb = sent_skbs[cur_index];
  796. BUG_ON(!sent_skb);
  797. sent_skbs[cur_index] = NULL;
  798. do {
  799. cur_index = txq->tail;
  800. wrb = queue_tail_node(txq);
  801. be_dws_le_to_cpu(wrb, sizeof(*wrb));
  802. busaddr = ((u64)wrb->frag_pa_hi << 32) | (u64)wrb->frag_pa_lo;
  803. if (busaddr != 0) {
  804. pci_unmap_single(adapter->pdev, busaddr,
  805. wrb->frag_len, PCI_DMA_TODEVICE);
  806. }
  807. num_wrbs++;
  808. queue_tail_inc(txq);
  809. } while (cur_index != last_index);
  810. atomic_sub(num_wrbs, &txq->used);
  811. kfree_skb(sent_skb);
  812. }
  813. static void be_rx_q_clean(struct be_adapter *adapter)
  814. {
  815. struct be_rx_page_info *page_info;
  816. struct be_queue_info *rxq = &adapter->rx_obj.q;
  817. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  818. struct be_eth_rx_compl *rxcp;
  819. u16 tail;
  820. /* First cleanup pending rx completions */
  821. while ((rxcp = be_rx_compl_get(adapter)) != NULL) {
  822. be_rx_compl_discard(adapter, rxcp);
  823. be_rx_compl_reset(rxcp);
  824. be_cq_notify(&adapter->ctrl, rx_cq->id, true, 1);
  825. }
  826. /* Then free posted rx buffer that were not used */
  827. tail = (rxq->head + rxq->len - atomic_read(&rxq->used)) % rxq->len;
  828. for (; tail != rxq->head; index_inc(&tail, rxq->len)) {
  829. page_info = get_rx_page_info(adapter, tail);
  830. put_page(page_info->page);
  831. memset(page_info, 0, sizeof(*page_info));
  832. }
  833. BUG_ON(atomic_read(&rxq->used));
  834. }
  835. static void be_tx_q_clean(struct be_adapter *adapter)
  836. {
  837. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  838. struct sk_buff *sent_skb;
  839. struct be_queue_info *txq = &adapter->tx_obj.q;
  840. u16 last_index;
  841. bool dummy_wrb;
  842. while (atomic_read(&txq->used)) {
  843. sent_skb = sent_skbs[txq->tail];
  844. last_index = txq->tail;
  845. index_adv(&last_index,
  846. wrb_cnt_for_skb(sent_skb, &dummy_wrb) - 1, txq->len);
  847. be_tx_compl_process(adapter, last_index);
  848. }
  849. }
  850. static void be_mcc_queues_destroy(struct be_adapter *adapter)
  851. {
  852. struct be_queue_info *q;
  853. struct be_ctrl_info *ctrl = &adapter->ctrl;
  854. q = &ctrl->mcc_obj.q;
  855. if (q->created)
  856. be_cmd_q_destroy(ctrl, q, QTYPE_MCCQ);
  857. be_queue_free(adapter, q);
  858. q = &ctrl->mcc_obj.cq;
  859. if (q->created)
  860. be_cmd_q_destroy(ctrl, q, QTYPE_CQ);
  861. be_queue_free(adapter, q);
  862. }
  863. /* Must be called only after TX qs are created as MCC shares TX EQ */
  864. static int be_mcc_queues_create(struct be_adapter *adapter)
  865. {
  866. struct be_queue_info *q, *cq;
  867. struct be_ctrl_info *ctrl = &adapter->ctrl;
  868. /* Alloc MCC compl queue */
  869. cq = &ctrl->mcc_obj.cq;
  870. if (be_queue_alloc(adapter, cq, MCC_CQ_LEN,
  871. sizeof(struct be_mcc_cq_entry)))
  872. goto err;
  873. /* Ask BE to create MCC compl queue; share TX's eq */
  874. if (be_cmd_cq_create(ctrl, cq, &adapter->tx_eq.q, false, true, 0))
  875. goto mcc_cq_free;
  876. /* Alloc MCC queue */
  877. q = &ctrl->mcc_obj.q;
  878. if (be_queue_alloc(adapter, q, MCC_Q_LEN, sizeof(struct be_mcc_wrb)))
  879. goto mcc_cq_destroy;
  880. /* Ask BE to create MCC queue */
  881. if (be_cmd_mccq_create(ctrl, q, cq))
  882. goto mcc_q_free;
  883. return 0;
  884. mcc_q_free:
  885. be_queue_free(adapter, q);
  886. mcc_cq_destroy:
  887. be_cmd_q_destroy(ctrl, cq, QTYPE_CQ);
  888. mcc_cq_free:
  889. be_queue_free(adapter, cq);
  890. err:
  891. return -1;
  892. }
  893. static void be_tx_queues_destroy(struct be_adapter *adapter)
  894. {
  895. struct be_queue_info *q;
  896. q = &adapter->tx_obj.q;
  897. if (q->created) {
  898. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_TXQ);
  899. /* No more tx completions can be rcvd now; clean up if there
  900. * are any pending completions or pending tx requests */
  901. be_tx_q_clean(adapter);
  902. }
  903. be_queue_free(adapter, q);
  904. q = &adapter->tx_obj.cq;
  905. if (q->created)
  906. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_CQ);
  907. be_queue_free(adapter, q);
  908. q = &adapter->tx_eq.q;
  909. if (q->created)
  910. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_EQ);
  911. be_queue_free(adapter, q);
  912. }
  913. static int be_tx_queues_create(struct be_adapter *adapter)
  914. {
  915. struct be_queue_info *eq, *q, *cq;
  916. adapter->tx_eq.max_eqd = 0;
  917. adapter->tx_eq.min_eqd = 0;
  918. adapter->tx_eq.cur_eqd = 96;
  919. adapter->tx_eq.enable_aic = false;
  920. /* Alloc Tx Event queue */
  921. eq = &adapter->tx_eq.q;
  922. if (be_queue_alloc(adapter, eq, EVNT_Q_LEN, sizeof(struct be_eq_entry)))
  923. return -1;
  924. /* Ask BE to create Tx Event queue */
  925. if (be_cmd_eq_create(&adapter->ctrl, eq, adapter->tx_eq.cur_eqd))
  926. goto tx_eq_free;
  927. /* Alloc TX eth compl queue */
  928. cq = &adapter->tx_obj.cq;
  929. if (be_queue_alloc(adapter, cq, TX_CQ_LEN,
  930. sizeof(struct be_eth_tx_compl)))
  931. goto tx_eq_destroy;
  932. /* Ask BE to create Tx eth compl queue */
  933. if (be_cmd_cq_create(&adapter->ctrl, cq, eq, false, false, 3))
  934. goto tx_cq_free;
  935. /* Alloc TX eth queue */
  936. q = &adapter->tx_obj.q;
  937. if (be_queue_alloc(adapter, q, TX_Q_LEN, sizeof(struct be_eth_wrb)))
  938. goto tx_cq_destroy;
  939. /* Ask BE to create Tx eth queue */
  940. if (be_cmd_txq_create(&adapter->ctrl, q, cq))
  941. goto tx_q_free;
  942. return 0;
  943. tx_q_free:
  944. be_queue_free(adapter, q);
  945. tx_cq_destroy:
  946. be_cmd_q_destroy(&adapter->ctrl, cq, QTYPE_CQ);
  947. tx_cq_free:
  948. be_queue_free(adapter, cq);
  949. tx_eq_destroy:
  950. be_cmd_q_destroy(&adapter->ctrl, eq, QTYPE_EQ);
  951. tx_eq_free:
  952. be_queue_free(adapter, eq);
  953. return -1;
  954. }
  955. static void be_rx_queues_destroy(struct be_adapter *adapter)
  956. {
  957. struct be_queue_info *q;
  958. q = &adapter->rx_obj.q;
  959. if (q->created) {
  960. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_RXQ);
  961. be_rx_q_clean(adapter);
  962. }
  963. be_queue_free(adapter, q);
  964. q = &adapter->rx_obj.cq;
  965. if (q->created)
  966. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_CQ);
  967. be_queue_free(adapter, q);
  968. q = &adapter->rx_eq.q;
  969. if (q->created)
  970. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_EQ);
  971. be_queue_free(adapter, q);
  972. }
  973. static int be_rx_queues_create(struct be_adapter *adapter)
  974. {
  975. struct be_queue_info *eq, *q, *cq;
  976. int rc;
  977. adapter->max_rx_coal = BE_MAX_FRAGS_PER_FRAME;
  978. adapter->big_page_size = (1 << get_order(rx_frag_size)) * PAGE_SIZE;
  979. adapter->rx_eq.max_eqd = BE_MAX_EQD;
  980. adapter->rx_eq.min_eqd = 0;
  981. adapter->rx_eq.cur_eqd = 0;
  982. adapter->rx_eq.enable_aic = true;
  983. /* Alloc Rx Event queue */
  984. eq = &adapter->rx_eq.q;
  985. rc = be_queue_alloc(adapter, eq, EVNT_Q_LEN,
  986. sizeof(struct be_eq_entry));
  987. if (rc)
  988. return rc;
  989. /* Ask BE to create Rx Event queue */
  990. rc = be_cmd_eq_create(&adapter->ctrl, eq, adapter->rx_eq.cur_eqd);
  991. if (rc)
  992. goto rx_eq_free;
  993. /* Alloc RX eth compl queue */
  994. cq = &adapter->rx_obj.cq;
  995. rc = be_queue_alloc(adapter, cq, RX_CQ_LEN,
  996. sizeof(struct be_eth_rx_compl));
  997. if (rc)
  998. goto rx_eq_destroy;
  999. /* Ask BE to create Rx eth compl queue */
  1000. rc = be_cmd_cq_create(&adapter->ctrl, cq, eq, false, false, 3);
  1001. if (rc)
  1002. goto rx_cq_free;
  1003. /* Alloc RX eth queue */
  1004. q = &adapter->rx_obj.q;
  1005. rc = be_queue_alloc(adapter, q, RX_Q_LEN, sizeof(struct be_eth_rx_d));
  1006. if (rc)
  1007. goto rx_cq_destroy;
  1008. /* Ask BE to create Rx eth queue */
  1009. rc = be_cmd_rxq_create(&adapter->ctrl, q, cq->id, rx_frag_size,
  1010. BE_MAX_JUMBO_FRAME_SIZE, adapter->if_handle, false);
  1011. if (rc)
  1012. goto rx_q_free;
  1013. return 0;
  1014. rx_q_free:
  1015. be_queue_free(adapter, q);
  1016. rx_cq_destroy:
  1017. be_cmd_q_destroy(&adapter->ctrl, cq, QTYPE_CQ);
  1018. rx_cq_free:
  1019. be_queue_free(adapter, cq);
  1020. rx_eq_destroy:
  1021. be_cmd_q_destroy(&adapter->ctrl, eq, QTYPE_EQ);
  1022. rx_eq_free:
  1023. be_queue_free(adapter, eq);
  1024. return rc;
  1025. }
  1026. static bool event_get(struct be_eq_obj *eq_obj, u16 *rid)
  1027. {
  1028. struct be_eq_entry *entry = queue_tail_node(&eq_obj->q);
  1029. u32 evt = entry->evt;
  1030. if (!evt)
  1031. return false;
  1032. evt = le32_to_cpu(evt);
  1033. *rid = (evt >> EQ_ENTRY_RES_ID_SHIFT) & EQ_ENTRY_RES_ID_MASK;
  1034. entry->evt = 0;
  1035. queue_tail_inc(&eq_obj->q);
  1036. return true;
  1037. }
  1038. static int event_handle(struct be_ctrl_info *ctrl,
  1039. struct be_eq_obj *eq_obj)
  1040. {
  1041. u16 rid = 0, num = 0;
  1042. while (event_get(eq_obj, &rid))
  1043. num++;
  1044. /* We can see an interrupt and no event */
  1045. be_eq_notify(ctrl, eq_obj->q.id, true, true, num);
  1046. if (num)
  1047. napi_schedule(&eq_obj->napi);
  1048. return num;
  1049. }
  1050. static irqreturn_t be_intx(int irq, void *dev)
  1051. {
  1052. struct be_adapter *adapter = dev;
  1053. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1054. int rx, tx;
  1055. tx = event_handle(ctrl, &adapter->tx_eq);
  1056. rx = event_handle(ctrl, &adapter->rx_eq);
  1057. if (rx || tx)
  1058. return IRQ_HANDLED;
  1059. else
  1060. return IRQ_NONE;
  1061. }
  1062. static irqreturn_t be_msix_rx(int irq, void *dev)
  1063. {
  1064. struct be_adapter *adapter = dev;
  1065. event_handle(&adapter->ctrl, &adapter->rx_eq);
  1066. return IRQ_HANDLED;
  1067. }
  1068. static irqreturn_t be_msix_tx_mcc(int irq, void *dev)
  1069. {
  1070. struct be_adapter *adapter = dev;
  1071. event_handle(&adapter->ctrl, &adapter->tx_eq);
  1072. return IRQ_HANDLED;
  1073. }
  1074. static inline bool do_lro(struct be_adapter *adapter,
  1075. struct be_eth_rx_compl *rxcp)
  1076. {
  1077. int err = AMAP_GET_BITS(struct amap_eth_rx_compl, err, rxcp);
  1078. int tcp_frame = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  1079. if (err)
  1080. drvr_stats(adapter)->be_rxcp_err++;
  1081. return (!tcp_frame || err || (adapter->max_rx_coal <= 1)) ?
  1082. false : true;
  1083. }
  1084. int be_poll_rx(struct napi_struct *napi, int budget)
  1085. {
  1086. struct be_eq_obj *rx_eq = container_of(napi, struct be_eq_obj, napi);
  1087. struct be_adapter *adapter =
  1088. container_of(rx_eq, struct be_adapter, rx_eq);
  1089. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  1090. struct be_eth_rx_compl *rxcp;
  1091. u32 work_done;
  1092. for (work_done = 0; work_done < budget; work_done++) {
  1093. rxcp = be_rx_compl_get(adapter);
  1094. if (!rxcp)
  1095. break;
  1096. if (do_lro(adapter, rxcp))
  1097. be_rx_compl_process_lro(adapter, rxcp);
  1098. else
  1099. be_rx_compl_process(adapter, rxcp);
  1100. be_rx_compl_reset(rxcp);
  1101. }
  1102. lro_flush_all(&adapter->rx_obj.lro_mgr);
  1103. /* Refill the queue */
  1104. if (atomic_read(&adapter->rx_obj.q.used) < RX_FRAGS_REFILL_WM)
  1105. be_post_rx_frags(adapter);
  1106. /* All consumed */
  1107. if (work_done < budget) {
  1108. napi_complete(napi);
  1109. be_cq_notify(&adapter->ctrl, rx_cq->id, true, work_done);
  1110. } else {
  1111. /* More to be consumed; continue with interrupts disabled */
  1112. be_cq_notify(&adapter->ctrl, rx_cq->id, false, work_done);
  1113. }
  1114. return work_done;
  1115. }
  1116. void be_process_tx(struct be_adapter *adapter)
  1117. {
  1118. struct be_queue_info *txq = &adapter->tx_obj.q;
  1119. struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
  1120. struct be_eth_tx_compl *txcp;
  1121. u32 num_cmpl = 0;
  1122. u16 end_idx;
  1123. while ((txcp = be_tx_compl_get(tx_cq))) {
  1124. end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
  1125. wrb_index, txcp);
  1126. be_tx_compl_process(adapter, end_idx);
  1127. num_cmpl++;
  1128. }
  1129. if (num_cmpl) {
  1130. be_cq_notify(&adapter->ctrl, tx_cq->id, true, num_cmpl);
  1131. /* As Tx wrbs have been freed up, wake up netdev queue if
  1132. * it was stopped due to lack of tx wrbs.
  1133. */
  1134. if (netif_queue_stopped(adapter->netdev) &&
  1135. atomic_read(&txq->used) < txq->len / 2) {
  1136. netif_wake_queue(adapter->netdev);
  1137. }
  1138. drvr_stats(adapter)->be_tx_events++;
  1139. drvr_stats(adapter)->be_tx_compl += num_cmpl;
  1140. }
  1141. }
  1142. /* As TX and MCC share the same EQ check for both TX and MCC completions.
  1143. * For TX/MCC we don't honour budget; consume everything
  1144. */
  1145. static int be_poll_tx_mcc(struct napi_struct *napi, int budget)
  1146. {
  1147. struct be_eq_obj *tx_eq = container_of(napi, struct be_eq_obj, napi);
  1148. struct be_adapter *adapter =
  1149. container_of(tx_eq, struct be_adapter, tx_eq);
  1150. napi_complete(napi);
  1151. be_process_tx(adapter);
  1152. be_process_mcc(&adapter->ctrl);
  1153. return 1;
  1154. }
  1155. static void be_worker(struct work_struct *work)
  1156. {
  1157. struct be_adapter *adapter =
  1158. container_of(work, struct be_adapter, work.work);
  1159. int status;
  1160. /* Check link */
  1161. be_link_status_update(adapter);
  1162. /* Get Stats */
  1163. status = be_cmd_get_stats(&adapter->ctrl, &adapter->stats.cmd);
  1164. if (!status)
  1165. netdev_stats_update(adapter);
  1166. /* Set EQ delay */
  1167. be_rx_eqd_update(adapter);
  1168. be_tx_rate_update(adapter);
  1169. be_rx_rate_update(adapter);
  1170. if (adapter->rx_post_starved) {
  1171. adapter->rx_post_starved = false;
  1172. be_post_rx_frags(adapter);
  1173. }
  1174. schedule_delayed_work(&adapter->work, msecs_to_jiffies(1000));
  1175. }
  1176. static void be_msix_enable(struct be_adapter *adapter)
  1177. {
  1178. int i, status;
  1179. for (i = 0; i < BE_NUM_MSIX_VECTORS; i++)
  1180. adapter->msix_entries[i].entry = i;
  1181. status = pci_enable_msix(adapter->pdev, adapter->msix_entries,
  1182. BE_NUM_MSIX_VECTORS);
  1183. if (status == 0)
  1184. adapter->msix_enabled = true;
  1185. return;
  1186. }
  1187. static inline int be_msix_vec_get(struct be_adapter *adapter, u32 eq_id)
  1188. {
  1189. return adapter->msix_entries[eq_id -
  1190. 8 * adapter->ctrl.pci_func].vector;
  1191. }
  1192. static int be_msix_register(struct be_adapter *adapter)
  1193. {
  1194. struct net_device *netdev = adapter->netdev;
  1195. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1196. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1197. int status, vec;
  1198. sprintf(tx_eq->desc, "%s-tx", netdev->name);
  1199. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1200. status = request_irq(vec, be_msix_tx_mcc, 0, tx_eq->desc, adapter);
  1201. if (status)
  1202. goto err;
  1203. sprintf(rx_eq->desc, "%s-rx", netdev->name);
  1204. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1205. status = request_irq(vec, be_msix_rx, 0, rx_eq->desc, adapter);
  1206. if (status) { /* Free TX IRQ */
  1207. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1208. free_irq(vec, adapter);
  1209. goto err;
  1210. }
  1211. return 0;
  1212. err:
  1213. dev_warn(&adapter->pdev->dev,
  1214. "MSIX Request IRQ failed - err %d\n", status);
  1215. pci_disable_msix(adapter->pdev);
  1216. adapter->msix_enabled = false;
  1217. return status;
  1218. }
  1219. static int be_irq_register(struct be_adapter *adapter)
  1220. {
  1221. struct net_device *netdev = adapter->netdev;
  1222. int status;
  1223. if (adapter->msix_enabled) {
  1224. status = be_msix_register(adapter);
  1225. if (status == 0)
  1226. goto done;
  1227. }
  1228. /* INTx */
  1229. netdev->irq = adapter->pdev->irq;
  1230. status = request_irq(netdev->irq, be_intx, IRQF_SHARED, netdev->name,
  1231. adapter);
  1232. if (status) {
  1233. dev_err(&adapter->pdev->dev,
  1234. "INTx request IRQ failed - err %d\n", status);
  1235. return status;
  1236. }
  1237. done:
  1238. adapter->isr_registered = true;
  1239. return 0;
  1240. }
  1241. static void be_irq_unregister(struct be_adapter *adapter)
  1242. {
  1243. struct net_device *netdev = adapter->netdev;
  1244. int vec;
  1245. if (!adapter->isr_registered)
  1246. return;
  1247. /* INTx */
  1248. if (!adapter->msix_enabled) {
  1249. free_irq(netdev->irq, adapter);
  1250. goto done;
  1251. }
  1252. /* MSIx */
  1253. vec = be_msix_vec_get(adapter, adapter->tx_eq.q.id);
  1254. free_irq(vec, adapter);
  1255. vec = be_msix_vec_get(adapter, adapter->rx_eq.q.id);
  1256. free_irq(vec, adapter);
  1257. done:
  1258. adapter->isr_registered = false;
  1259. return;
  1260. }
  1261. static int be_open(struct net_device *netdev)
  1262. {
  1263. struct be_adapter *adapter = netdev_priv(netdev);
  1264. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1265. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1266. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1267. /* First time posting */
  1268. be_post_rx_frags(adapter);
  1269. napi_enable(&rx_eq->napi);
  1270. napi_enable(&tx_eq->napi);
  1271. be_irq_register(adapter);
  1272. be_intr_set(ctrl, true);
  1273. /* The evt queues are created in unarmed state; arm them */
  1274. be_eq_notify(ctrl, rx_eq->q.id, true, false, 0);
  1275. be_eq_notify(ctrl, tx_eq->q.id, true, false, 0);
  1276. /* Rx compl queue may be in unarmed state; rearm it */
  1277. be_cq_notify(ctrl, adapter->rx_obj.cq.id, true, 0);
  1278. be_link_status_update(adapter);
  1279. schedule_delayed_work(&adapter->work, msecs_to_jiffies(100));
  1280. return 0;
  1281. }
  1282. static int be_setup(struct be_adapter *adapter)
  1283. {
  1284. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1285. struct net_device *netdev = adapter->netdev;
  1286. u32 if_flags;
  1287. int status;
  1288. if_flags = BE_IF_FLAGS_BROADCAST | BE_IF_FLAGS_PROMISCUOUS |
  1289. BE_IF_FLAGS_MCAST_PROMISCUOUS | BE_IF_FLAGS_UNTAGGED |
  1290. BE_IF_FLAGS_PASS_L3L4_ERRORS;
  1291. status = be_cmd_if_create(ctrl, if_flags, netdev->dev_addr,
  1292. false/* pmac_invalid */, &adapter->if_handle,
  1293. &adapter->pmac_id);
  1294. if (status != 0)
  1295. goto do_none;
  1296. be_vid_config(netdev);
  1297. status = be_cmd_set_flow_control(ctrl, true, true);
  1298. if (status != 0)
  1299. goto if_destroy;
  1300. status = be_tx_queues_create(adapter);
  1301. if (status != 0)
  1302. goto if_destroy;
  1303. status = be_rx_queues_create(adapter);
  1304. if (status != 0)
  1305. goto tx_qs_destroy;
  1306. status = be_mcc_queues_create(adapter);
  1307. if (status != 0)
  1308. goto rx_qs_destroy;
  1309. return 0;
  1310. rx_qs_destroy:
  1311. be_rx_queues_destroy(adapter);
  1312. tx_qs_destroy:
  1313. be_tx_queues_destroy(adapter);
  1314. if_destroy:
  1315. be_cmd_if_destroy(ctrl, adapter->if_handle);
  1316. do_none:
  1317. return status;
  1318. }
  1319. static int be_clear(struct be_adapter *adapter)
  1320. {
  1321. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1322. be_rx_queues_destroy(adapter);
  1323. be_tx_queues_destroy(adapter);
  1324. be_cmd_if_destroy(ctrl, adapter->if_handle);
  1325. be_mcc_queues_destroy(adapter);
  1326. return 0;
  1327. }
  1328. static int be_close(struct net_device *netdev)
  1329. {
  1330. struct be_adapter *adapter = netdev_priv(netdev);
  1331. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1332. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1333. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1334. int vec;
  1335. cancel_delayed_work_sync(&adapter->work);
  1336. netif_stop_queue(netdev);
  1337. netif_carrier_off(netdev);
  1338. adapter->link.speed = PHY_LINK_SPEED_ZERO;
  1339. be_intr_set(ctrl, false);
  1340. if (adapter->msix_enabled) {
  1341. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1342. synchronize_irq(vec);
  1343. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1344. synchronize_irq(vec);
  1345. } else {
  1346. synchronize_irq(netdev->irq);
  1347. }
  1348. be_irq_unregister(adapter);
  1349. napi_disable(&rx_eq->napi);
  1350. napi_disable(&tx_eq->napi);
  1351. return 0;
  1352. }
  1353. static int be_get_frag_header(struct skb_frag_struct *frag, void **mac_hdr,
  1354. void **ip_hdr, void **tcpudp_hdr,
  1355. u64 *hdr_flags, void *priv)
  1356. {
  1357. struct ethhdr *eh;
  1358. struct vlan_ethhdr *veh;
  1359. struct iphdr *iph;
  1360. u8 *va = page_address(frag->page) + frag->page_offset;
  1361. unsigned long ll_hlen;
  1362. prefetch(va);
  1363. eh = (struct ethhdr *)va;
  1364. *mac_hdr = eh;
  1365. ll_hlen = ETH_HLEN;
  1366. if (eh->h_proto != htons(ETH_P_IP)) {
  1367. if (eh->h_proto == htons(ETH_P_8021Q)) {
  1368. veh = (struct vlan_ethhdr *)va;
  1369. if (veh->h_vlan_encapsulated_proto != htons(ETH_P_IP))
  1370. return -1;
  1371. ll_hlen += VLAN_HLEN;
  1372. } else {
  1373. return -1;
  1374. }
  1375. }
  1376. *hdr_flags = LRO_IPV4;
  1377. iph = (struct iphdr *)(va + ll_hlen);
  1378. *ip_hdr = iph;
  1379. if (iph->protocol != IPPROTO_TCP)
  1380. return -1;
  1381. *hdr_flags |= LRO_TCP;
  1382. *tcpudp_hdr = (u8 *) (*ip_hdr) + (iph->ihl << 2);
  1383. return 0;
  1384. }
  1385. static void be_lro_init(struct be_adapter *adapter, struct net_device *netdev)
  1386. {
  1387. struct net_lro_mgr *lro_mgr;
  1388. lro_mgr = &adapter->rx_obj.lro_mgr;
  1389. lro_mgr->dev = netdev;
  1390. lro_mgr->features = LRO_F_NAPI;
  1391. lro_mgr->ip_summed = CHECKSUM_UNNECESSARY;
  1392. lro_mgr->ip_summed_aggr = CHECKSUM_UNNECESSARY;
  1393. lro_mgr->max_desc = BE_MAX_LRO_DESCRIPTORS;
  1394. lro_mgr->lro_arr = adapter->rx_obj.lro_desc;
  1395. lro_mgr->get_frag_header = be_get_frag_header;
  1396. lro_mgr->max_aggr = BE_MAX_FRAGS_PER_FRAME;
  1397. }
  1398. static struct net_device_ops be_netdev_ops = {
  1399. .ndo_open = be_open,
  1400. .ndo_stop = be_close,
  1401. .ndo_start_xmit = be_xmit,
  1402. .ndo_get_stats = be_get_stats,
  1403. .ndo_set_rx_mode = be_set_multicast_list,
  1404. .ndo_set_mac_address = be_mac_addr_set,
  1405. .ndo_change_mtu = be_change_mtu,
  1406. .ndo_validate_addr = eth_validate_addr,
  1407. .ndo_vlan_rx_register = be_vlan_register,
  1408. .ndo_vlan_rx_add_vid = be_vlan_add_vid,
  1409. .ndo_vlan_rx_kill_vid = be_vlan_rem_vid,
  1410. };
  1411. static void be_netdev_init(struct net_device *netdev)
  1412. {
  1413. struct be_adapter *adapter = netdev_priv(netdev);
  1414. netdev->features |= NETIF_F_SG | NETIF_F_HW_VLAN_RX | NETIF_F_TSO |
  1415. NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_FILTER | NETIF_F_IP_CSUM |
  1416. NETIF_F_IPV6_CSUM;
  1417. netdev->flags |= IFF_MULTICAST;
  1418. adapter->rx_csum = true;
  1419. BE_SET_NETDEV_OPS(netdev, &be_netdev_ops);
  1420. SET_ETHTOOL_OPS(netdev, &be_ethtool_ops);
  1421. be_lro_init(adapter, netdev);
  1422. netif_napi_add(netdev, &adapter->rx_eq.napi, be_poll_rx,
  1423. BE_NAPI_WEIGHT);
  1424. netif_napi_add(netdev, &adapter->tx_eq.napi, be_poll_tx_mcc,
  1425. BE_NAPI_WEIGHT);
  1426. netif_carrier_off(netdev);
  1427. netif_stop_queue(netdev);
  1428. }
  1429. static void be_unmap_pci_bars(struct be_adapter *adapter)
  1430. {
  1431. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1432. if (ctrl->csr)
  1433. iounmap(ctrl->csr);
  1434. if (ctrl->db)
  1435. iounmap(ctrl->db);
  1436. if (ctrl->pcicfg)
  1437. iounmap(ctrl->pcicfg);
  1438. }
  1439. static int be_map_pci_bars(struct be_adapter *adapter)
  1440. {
  1441. u8 __iomem *addr;
  1442. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 2),
  1443. pci_resource_len(adapter->pdev, 2));
  1444. if (addr == NULL)
  1445. return -ENOMEM;
  1446. adapter->ctrl.csr = addr;
  1447. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 4),
  1448. 128 * 1024);
  1449. if (addr == NULL)
  1450. goto pci_map_err;
  1451. adapter->ctrl.db = addr;
  1452. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 1),
  1453. pci_resource_len(adapter->pdev, 1));
  1454. if (addr == NULL)
  1455. goto pci_map_err;
  1456. adapter->ctrl.pcicfg = addr;
  1457. return 0;
  1458. pci_map_err:
  1459. be_unmap_pci_bars(adapter);
  1460. return -ENOMEM;
  1461. }
  1462. static void be_ctrl_cleanup(struct be_adapter *adapter)
  1463. {
  1464. struct be_dma_mem *mem = &adapter->ctrl.mbox_mem_alloced;
  1465. be_unmap_pci_bars(adapter);
  1466. if (mem->va)
  1467. pci_free_consistent(adapter->pdev, mem->size,
  1468. mem->va, mem->dma);
  1469. }
  1470. /* Initialize the mbox required to send cmds to BE */
  1471. static int be_ctrl_init(struct be_adapter *adapter)
  1472. {
  1473. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1474. struct be_dma_mem *mbox_mem_alloc = &ctrl->mbox_mem_alloced;
  1475. struct be_dma_mem *mbox_mem_align = &ctrl->mbox_mem;
  1476. int status;
  1477. u32 val;
  1478. status = be_map_pci_bars(adapter);
  1479. if (status)
  1480. return status;
  1481. mbox_mem_alloc->size = sizeof(struct be_mcc_mailbox) + 16;
  1482. mbox_mem_alloc->va = pci_alloc_consistent(adapter->pdev,
  1483. mbox_mem_alloc->size, &mbox_mem_alloc->dma);
  1484. if (!mbox_mem_alloc->va) {
  1485. be_unmap_pci_bars(adapter);
  1486. return -1;
  1487. }
  1488. mbox_mem_align->size = sizeof(struct be_mcc_mailbox);
  1489. mbox_mem_align->va = PTR_ALIGN(mbox_mem_alloc->va, 16);
  1490. mbox_mem_align->dma = PTR_ALIGN(mbox_mem_alloc->dma, 16);
  1491. memset(mbox_mem_align->va, 0, sizeof(struct be_mcc_mailbox));
  1492. spin_lock_init(&ctrl->mbox_lock);
  1493. spin_lock_init(&ctrl->mcc_lock);
  1494. spin_lock_init(&ctrl->mcc_cq_lock);
  1495. val = ioread32(ctrl->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET);
  1496. ctrl->pci_func = (val >> MEMBAR_CTRL_INT_CTRL_PFUNC_SHIFT) &
  1497. MEMBAR_CTRL_INT_CTRL_PFUNC_MASK;
  1498. return 0;
  1499. }
  1500. static void be_stats_cleanup(struct be_adapter *adapter)
  1501. {
  1502. struct be_stats_obj *stats = &adapter->stats;
  1503. struct be_dma_mem *cmd = &stats->cmd;
  1504. if (cmd->va)
  1505. pci_free_consistent(adapter->pdev, cmd->size,
  1506. cmd->va, cmd->dma);
  1507. }
  1508. static int be_stats_init(struct be_adapter *adapter)
  1509. {
  1510. struct be_stats_obj *stats = &adapter->stats;
  1511. struct be_dma_mem *cmd = &stats->cmd;
  1512. cmd->size = sizeof(struct be_cmd_req_get_stats);
  1513. cmd->va = pci_alloc_consistent(adapter->pdev, cmd->size, &cmd->dma);
  1514. if (cmd->va == NULL)
  1515. return -1;
  1516. return 0;
  1517. }
  1518. static void __devexit be_remove(struct pci_dev *pdev)
  1519. {
  1520. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1521. if (!adapter)
  1522. return;
  1523. unregister_netdev(adapter->netdev);
  1524. be_clear(adapter);
  1525. be_stats_cleanup(adapter);
  1526. be_ctrl_cleanup(adapter);
  1527. if (adapter->msix_enabled) {
  1528. pci_disable_msix(adapter->pdev);
  1529. adapter->msix_enabled = false;
  1530. }
  1531. pci_set_drvdata(pdev, NULL);
  1532. pci_release_regions(pdev);
  1533. pci_disable_device(pdev);
  1534. free_netdev(adapter->netdev);
  1535. }
  1536. static int be_hw_up(struct be_adapter *adapter)
  1537. {
  1538. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1539. int status;
  1540. status = be_cmd_POST(ctrl);
  1541. if (status)
  1542. return status;
  1543. status = be_cmd_get_fw_ver(ctrl, adapter->fw_ver);
  1544. if (status)
  1545. return status;
  1546. status = be_cmd_query_fw_cfg(ctrl, &adapter->port_num);
  1547. return status;
  1548. }
  1549. static int __devinit be_probe(struct pci_dev *pdev,
  1550. const struct pci_device_id *pdev_id)
  1551. {
  1552. int status = 0;
  1553. struct be_adapter *adapter;
  1554. struct net_device *netdev;
  1555. struct be_ctrl_info *ctrl;
  1556. u8 mac[ETH_ALEN];
  1557. status = pci_enable_device(pdev);
  1558. if (status)
  1559. goto do_none;
  1560. status = pci_request_regions(pdev, DRV_NAME);
  1561. if (status)
  1562. goto disable_dev;
  1563. pci_set_master(pdev);
  1564. netdev = alloc_etherdev(sizeof(struct be_adapter));
  1565. if (netdev == NULL) {
  1566. status = -ENOMEM;
  1567. goto rel_reg;
  1568. }
  1569. adapter = netdev_priv(netdev);
  1570. adapter->pdev = pdev;
  1571. pci_set_drvdata(pdev, adapter);
  1572. adapter->netdev = netdev;
  1573. be_msix_enable(adapter);
  1574. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
  1575. if (!status) {
  1576. netdev->features |= NETIF_F_HIGHDMA;
  1577. } else {
  1578. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  1579. if (status) {
  1580. dev_err(&pdev->dev, "Could not set PCI DMA Mask\n");
  1581. goto free_netdev;
  1582. }
  1583. }
  1584. ctrl = &adapter->ctrl;
  1585. status = be_ctrl_init(adapter);
  1586. if (status)
  1587. goto free_netdev;
  1588. status = be_stats_init(adapter);
  1589. if (status)
  1590. goto ctrl_clean;
  1591. status = be_hw_up(adapter);
  1592. if (status)
  1593. goto stats_clean;
  1594. status = be_cmd_mac_addr_query(ctrl, mac, MAC_ADDRESS_TYPE_NETWORK,
  1595. true /* permanent */, 0);
  1596. if (status)
  1597. goto stats_clean;
  1598. memcpy(netdev->dev_addr, mac, ETH_ALEN);
  1599. INIT_DELAYED_WORK(&adapter->work, be_worker);
  1600. be_netdev_init(netdev);
  1601. SET_NETDEV_DEV(netdev, &adapter->pdev->dev);
  1602. status = be_setup(adapter);
  1603. if (status)
  1604. goto stats_clean;
  1605. status = register_netdev(netdev);
  1606. if (status != 0)
  1607. goto unsetup;
  1608. dev_info(&pdev->dev, "%s port %d\n", nic_name(pdev), adapter->port_num);
  1609. return 0;
  1610. unsetup:
  1611. be_clear(adapter);
  1612. stats_clean:
  1613. be_stats_cleanup(adapter);
  1614. ctrl_clean:
  1615. be_ctrl_cleanup(adapter);
  1616. free_netdev:
  1617. free_netdev(adapter->netdev);
  1618. rel_reg:
  1619. pci_release_regions(pdev);
  1620. disable_dev:
  1621. pci_disable_device(pdev);
  1622. do_none:
  1623. dev_err(&pdev->dev, "%s initialization failed\n", nic_name(pdev));
  1624. return status;
  1625. }
  1626. static int be_suspend(struct pci_dev *pdev, pm_message_t state)
  1627. {
  1628. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1629. struct net_device *netdev = adapter->netdev;
  1630. netif_device_detach(netdev);
  1631. if (netif_running(netdev)) {
  1632. rtnl_lock();
  1633. be_close(netdev);
  1634. be_clear(adapter);
  1635. rtnl_unlock();
  1636. }
  1637. pci_save_state(pdev);
  1638. pci_disable_device(pdev);
  1639. pci_set_power_state(pdev, pci_choose_state(pdev, state));
  1640. return 0;
  1641. }
  1642. static int be_resume(struct pci_dev *pdev)
  1643. {
  1644. int status = 0;
  1645. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1646. struct net_device *netdev = adapter->netdev;
  1647. netif_device_detach(netdev);
  1648. status = pci_enable_device(pdev);
  1649. if (status)
  1650. return status;
  1651. pci_set_power_state(pdev, 0);
  1652. pci_restore_state(pdev);
  1653. if (netif_running(netdev)) {
  1654. rtnl_lock();
  1655. be_setup(adapter);
  1656. be_open(netdev);
  1657. rtnl_unlock();
  1658. }
  1659. netif_device_attach(netdev);
  1660. return 0;
  1661. }
  1662. static struct pci_driver be_driver = {
  1663. .name = DRV_NAME,
  1664. .id_table = be_dev_ids,
  1665. .probe = be_probe,
  1666. .remove = be_remove,
  1667. .suspend = be_suspend,
  1668. .resume = be_resume
  1669. };
  1670. static int __init be_init_module(void)
  1671. {
  1672. if (rx_frag_size != 8192 && rx_frag_size != 4096
  1673. && rx_frag_size != 2048) {
  1674. printk(KERN_WARNING DRV_NAME
  1675. " : Module param rx_frag_size must be 2048/4096/8192."
  1676. " Using 2048\n");
  1677. rx_frag_size = 2048;
  1678. }
  1679. /* Ensure rx_frag_size is aligned to chache line */
  1680. if (SKB_DATA_ALIGN(rx_frag_size) != rx_frag_size) {
  1681. printk(KERN_WARNING DRV_NAME
  1682. " : Bad module param rx_frag_size. Using 2048\n");
  1683. rx_frag_size = 2048;
  1684. }
  1685. return pci_register_driver(&be_driver);
  1686. }
  1687. module_init(be_init_module);
  1688. static void __exit be_exit_module(void)
  1689. {
  1690. pci_unregister_driver(&be_driver);
  1691. }
  1692. module_exit(be_exit_module);