qla_mbx.c 104 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135
  1. /*
  2. * QLogic Fibre Channel HBA Driver
  3. * Copyright (c) 2003-2008 QLogic Corporation
  4. *
  5. * See LICENSE.qla2xxx for copyright and licensing details.
  6. */
  7. #include "qla_def.h"
  8. #include <linux/delay.h>
  9. #include <linux/gfp.h>
  10. /*
  11. * qla2x00_mailbox_command
  12. * Issue mailbox command and waits for completion.
  13. *
  14. * Input:
  15. * ha = adapter block pointer.
  16. * mcp = driver internal mbx struct pointer.
  17. *
  18. * Output:
  19. * mb[MAX_MAILBOX_REGISTER_COUNT] = returned mailbox data.
  20. *
  21. * Returns:
  22. * 0 : QLA_SUCCESS = cmd performed success
  23. * 1 : QLA_FUNCTION_FAILED (error encountered)
  24. * 6 : QLA_FUNCTION_TIMEOUT (timeout condition encountered)
  25. *
  26. * Context:
  27. * Kernel context.
  28. */
  29. static int
  30. qla2x00_mailbox_command(scsi_qla_host_t *vha, mbx_cmd_t *mcp)
  31. {
  32. int rval;
  33. unsigned long flags = 0;
  34. device_reg_t __iomem *reg;
  35. uint8_t abort_active;
  36. uint8_t io_lock_on;
  37. uint16_t command;
  38. uint16_t *iptr;
  39. uint16_t __iomem *optr;
  40. uint32_t cnt;
  41. uint32_t mboxes;
  42. unsigned long wait_time;
  43. struct qla_hw_data *ha = vha->hw;
  44. scsi_qla_host_t *base_vha = pci_get_drvdata(ha->pdev);
  45. if (ha->pdev->error_state > pci_channel_io_frozen)
  46. return QLA_FUNCTION_TIMEOUT;
  47. if (vha->device_flags & DFLG_DEV_FAILED) {
  48. DEBUG2_3_11(qla_printk(KERN_WARNING, ha,
  49. "%s(%ld): Device in failed state, "
  50. "timeout MBX Exiting.\n",
  51. __func__, base_vha->host_no));
  52. return QLA_FUNCTION_TIMEOUT;
  53. }
  54. reg = ha->iobase;
  55. io_lock_on = base_vha->flags.init_done;
  56. rval = QLA_SUCCESS;
  57. abort_active = test_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags);
  58. DEBUG11(printk("%s(%ld): entered.\n", __func__, base_vha->host_no));
  59. if (ha->flags.pci_channel_io_perm_failure) {
  60. DEBUG(printk("%s(%ld): Perm failure on EEH, timeout MBX "
  61. "Exiting.\n", __func__, vha->host_no));
  62. return QLA_FUNCTION_TIMEOUT;
  63. }
  64. /*
  65. * Wait for active mailbox commands to finish by waiting at most tov
  66. * seconds. This is to serialize actual issuing of mailbox cmds during
  67. * non ISP abort time.
  68. */
  69. if (!wait_for_completion_timeout(&ha->mbx_cmd_comp, mcp->tov * HZ)) {
  70. /* Timeout occurred. Return error. */
  71. DEBUG2_3_11(printk("%s(%ld): cmd access timeout. "
  72. "Exiting.\n", __func__, base_vha->host_no));
  73. return QLA_FUNCTION_TIMEOUT;
  74. }
  75. ha->flags.mbox_busy = 1;
  76. /* Save mailbox command for debug */
  77. ha->mcp = mcp;
  78. DEBUG11(printk("scsi(%ld): prepare to issue mbox cmd=0x%x.\n",
  79. base_vha->host_no, mcp->mb[0]));
  80. spin_lock_irqsave(&ha->hardware_lock, flags);
  81. /* Load mailbox registers. */
  82. if (IS_QLA82XX(ha))
  83. optr = (uint16_t __iomem *)&reg->isp82.mailbox_in[0];
  84. else if (IS_FWI2_CAPABLE(ha) && !IS_QLA82XX(ha))
  85. optr = (uint16_t __iomem *)&reg->isp24.mailbox0;
  86. else
  87. optr = (uint16_t __iomem *)MAILBOX_REG(ha, &reg->isp, 0);
  88. iptr = mcp->mb;
  89. command = mcp->mb[0];
  90. mboxes = mcp->out_mb;
  91. for (cnt = 0; cnt < ha->mbx_count; cnt++) {
  92. if (IS_QLA2200(ha) && cnt == 8)
  93. optr =
  94. (uint16_t __iomem *)MAILBOX_REG(ha, &reg->isp, 8);
  95. if (mboxes & BIT_0)
  96. WRT_REG_WORD(optr, *iptr);
  97. mboxes >>= 1;
  98. optr++;
  99. iptr++;
  100. }
  101. #if defined(QL_DEBUG_LEVEL_1)
  102. printk("%s(%ld): Loaded MBX registers (displayed in bytes) = \n",
  103. __func__, base_vha->host_no);
  104. qla2x00_dump_buffer((uint8_t *)mcp->mb, 16);
  105. printk("\n");
  106. qla2x00_dump_buffer(((uint8_t *)mcp->mb + 0x10), 16);
  107. printk("\n");
  108. qla2x00_dump_buffer(((uint8_t *)mcp->mb + 0x20), 8);
  109. printk("\n");
  110. printk("%s(%ld): I/O address = %p.\n", __func__, base_vha->host_no,
  111. optr);
  112. qla2x00_dump_regs(base_vha);
  113. #endif
  114. /* Issue set host interrupt command to send cmd out. */
  115. ha->flags.mbox_int = 0;
  116. clear_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  117. /* Unlock mbx registers and wait for interrupt */
  118. DEBUG11(printk("%s(%ld): going to unlock irq & waiting for interrupt. "
  119. "jiffies=%lx.\n", __func__, base_vha->host_no, jiffies));
  120. /* Wait for mbx cmd completion until timeout */
  121. if ((!abort_active && io_lock_on) || IS_NOPOLLING_TYPE(ha)) {
  122. set_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags);
  123. if (IS_QLA82XX(ha)) {
  124. if (RD_REG_DWORD(&reg->isp82.hint) &
  125. HINT_MBX_INT_PENDING) {
  126. spin_unlock_irqrestore(&ha->hardware_lock,
  127. flags);
  128. DEBUG2_3_11(printk(KERN_INFO
  129. "%s(%ld): Pending Mailbox timeout. "
  130. "Exiting.\n", __func__, base_vha->host_no));
  131. return QLA_FUNCTION_TIMEOUT;
  132. }
  133. WRT_REG_DWORD(&reg->isp82.hint, HINT_MBX_INT_PENDING);
  134. } else if (IS_FWI2_CAPABLE(ha))
  135. WRT_REG_DWORD(&reg->isp24.hccr, HCCRX_SET_HOST_INT);
  136. else
  137. WRT_REG_WORD(&reg->isp.hccr, HCCR_SET_HOST_INT);
  138. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  139. wait_for_completion_timeout(&ha->mbx_intr_comp, mcp->tov * HZ);
  140. clear_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags);
  141. } else {
  142. DEBUG3_11(printk("%s(%ld): cmd=%x POLLING MODE.\n", __func__,
  143. base_vha->host_no, command));
  144. if (IS_QLA82XX(ha)) {
  145. if (RD_REG_DWORD(&reg->isp82.hint) &
  146. HINT_MBX_INT_PENDING) {
  147. spin_unlock_irqrestore(&ha->hardware_lock,
  148. flags);
  149. DEBUG2_3_11(printk(KERN_INFO
  150. "%s(%ld): Pending Mailbox timeout. "
  151. "Exiting.\n", __func__, base_vha->host_no));
  152. return QLA_FUNCTION_TIMEOUT;
  153. }
  154. WRT_REG_DWORD(&reg->isp82.hint, HINT_MBX_INT_PENDING);
  155. } else if (IS_FWI2_CAPABLE(ha))
  156. WRT_REG_DWORD(&reg->isp24.hccr, HCCRX_SET_HOST_INT);
  157. else
  158. WRT_REG_WORD(&reg->isp.hccr, HCCR_SET_HOST_INT);
  159. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  160. wait_time = jiffies + mcp->tov * HZ; /* wait at most tov secs */
  161. while (!ha->flags.mbox_int) {
  162. if (time_after(jiffies, wait_time))
  163. break;
  164. /* Check for pending interrupts. */
  165. qla2x00_poll(ha->rsp_q_map[0]);
  166. if (!ha->flags.mbox_int &&
  167. !(IS_QLA2200(ha) &&
  168. command == MBC_LOAD_RISC_RAM_EXTENDED))
  169. msleep(10);
  170. } /* while */
  171. DEBUG17(qla_printk(KERN_WARNING, ha,
  172. "Waited %d sec\n",
  173. (uint)((jiffies - (wait_time - (mcp->tov * HZ)))/HZ)));
  174. }
  175. /* Check whether we timed out */
  176. if (ha->flags.mbox_int) {
  177. uint16_t *iptr2;
  178. DEBUG3_11(printk("%s(%ld): cmd %x completed.\n", __func__,
  179. base_vha->host_no, command));
  180. /* Got interrupt. Clear the flag. */
  181. ha->flags.mbox_int = 0;
  182. clear_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  183. if (ha->mailbox_out[0] != MBS_COMMAND_COMPLETE)
  184. rval = QLA_FUNCTION_FAILED;
  185. /* Load return mailbox registers. */
  186. iptr2 = mcp->mb;
  187. iptr = (uint16_t *)&ha->mailbox_out[0];
  188. mboxes = mcp->in_mb;
  189. for (cnt = 0; cnt < ha->mbx_count; cnt++) {
  190. if (mboxes & BIT_0)
  191. *iptr2 = *iptr;
  192. mboxes >>= 1;
  193. iptr2++;
  194. iptr++;
  195. }
  196. } else {
  197. #if defined(QL_DEBUG_LEVEL_2) || defined(QL_DEBUG_LEVEL_3) || \
  198. defined(QL_DEBUG_LEVEL_11)
  199. uint16_t mb0;
  200. uint32_t ictrl;
  201. if (IS_FWI2_CAPABLE(ha)) {
  202. mb0 = RD_REG_WORD(&reg->isp24.mailbox0);
  203. ictrl = RD_REG_DWORD(&reg->isp24.ictrl);
  204. } else {
  205. mb0 = RD_MAILBOX_REG(ha, &reg->isp, 0);
  206. ictrl = RD_REG_WORD(&reg->isp.ictrl);
  207. }
  208. printk("%s(%ld): **** MB Command Timeout for cmd %x ****\n",
  209. __func__, base_vha->host_no, command);
  210. printk("%s(%ld): icontrol=%x jiffies=%lx\n", __func__,
  211. base_vha->host_no, ictrl, jiffies);
  212. printk("%s(%ld): *** mailbox[0] = 0x%x ***\n", __func__,
  213. base_vha->host_no, mb0);
  214. qla2x00_dump_regs(base_vha);
  215. #endif
  216. rval = QLA_FUNCTION_TIMEOUT;
  217. }
  218. ha->flags.mbox_busy = 0;
  219. /* Clean up */
  220. ha->mcp = NULL;
  221. if ((abort_active || !io_lock_on) && !IS_NOPOLLING_TYPE(ha)) {
  222. DEBUG11(printk("%s(%ld): checking for additional resp "
  223. "interrupt.\n", __func__, base_vha->host_no));
  224. /* polling mode for non isp_abort commands. */
  225. qla2x00_poll(ha->rsp_q_map[0]);
  226. }
  227. if (rval == QLA_FUNCTION_TIMEOUT &&
  228. mcp->mb[0] != MBC_GEN_SYSTEM_ERROR) {
  229. if (!io_lock_on || (mcp->flags & IOCTL_CMD) ||
  230. ha->flags.eeh_busy) {
  231. /* not in dpc. schedule it for dpc to take over. */
  232. DEBUG(printk("%s(%ld): timeout schedule "
  233. "isp_abort_needed.\n", __func__,
  234. base_vha->host_no));
  235. DEBUG2_3_11(printk("%s(%ld): timeout schedule "
  236. "isp_abort_needed.\n", __func__,
  237. base_vha->host_no));
  238. qla_printk(KERN_WARNING, ha,
  239. "Mailbox command timeout occurred. Scheduling ISP "
  240. "abort. eeh_busy: 0x%x\n", ha->flags.eeh_busy);
  241. set_bit(ISP_ABORT_NEEDED, &base_vha->dpc_flags);
  242. qla2xxx_wake_dpc(vha);
  243. } else if (!abort_active) {
  244. /* call abort directly since we are in the DPC thread */
  245. DEBUG(printk("%s(%ld): timeout calling abort_isp\n",
  246. __func__, base_vha->host_no));
  247. DEBUG2_3_11(printk("%s(%ld): timeout calling "
  248. "abort_isp\n", __func__, base_vha->host_no));
  249. qla_printk(KERN_WARNING, ha,
  250. "Mailbox command timeout occurred. Issuing ISP "
  251. "abort.\n");
  252. set_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags);
  253. clear_bit(ISP_ABORT_NEEDED, &base_vha->dpc_flags);
  254. if (ha->isp_ops->abort_isp(base_vha)) {
  255. /* Failed. retry later. */
  256. set_bit(ISP_ABORT_NEEDED, &base_vha->dpc_flags);
  257. }
  258. clear_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags);
  259. DEBUG(printk("%s(%ld): finished abort_isp\n", __func__,
  260. base_vha->host_no));
  261. DEBUG2_3_11(printk("%s(%ld): finished abort_isp\n",
  262. __func__, base_vha->host_no));
  263. }
  264. }
  265. /* Allow next mbx cmd to come in. */
  266. complete(&ha->mbx_cmd_comp);
  267. if (rval) {
  268. DEBUG2_3_11(printk("%s(%ld): **** FAILED. mbx0=%x, mbx1=%x, "
  269. "mbx2=%x, cmd=%x ****\n", __func__, base_vha->host_no,
  270. mcp->mb[0], mcp->mb[1], mcp->mb[2], command));
  271. } else {
  272. DEBUG11(printk("%s(%ld): done.\n", __func__,
  273. base_vha->host_no));
  274. }
  275. return rval;
  276. }
  277. int
  278. qla2x00_load_ram(scsi_qla_host_t *vha, dma_addr_t req_dma, uint32_t risc_addr,
  279. uint32_t risc_code_size)
  280. {
  281. int rval;
  282. struct qla_hw_data *ha = vha->hw;
  283. mbx_cmd_t mc;
  284. mbx_cmd_t *mcp = &mc;
  285. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  286. if (MSW(risc_addr) || IS_FWI2_CAPABLE(ha)) {
  287. mcp->mb[0] = MBC_LOAD_RISC_RAM_EXTENDED;
  288. mcp->mb[8] = MSW(risc_addr);
  289. mcp->out_mb = MBX_8|MBX_0;
  290. } else {
  291. mcp->mb[0] = MBC_LOAD_RISC_RAM;
  292. mcp->out_mb = MBX_0;
  293. }
  294. mcp->mb[1] = LSW(risc_addr);
  295. mcp->mb[2] = MSW(req_dma);
  296. mcp->mb[3] = LSW(req_dma);
  297. mcp->mb[6] = MSW(MSD(req_dma));
  298. mcp->mb[7] = LSW(MSD(req_dma));
  299. mcp->out_mb |= MBX_7|MBX_6|MBX_3|MBX_2|MBX_1;
  300. if (IS_FWI2_CAPABLE(ha)) {
  301. mcp->mb[4] = MSW(risc_code_size);
  302. mcp->mb[5] = LSW(risc_code_size);
  303. mcp->out_mb |= MBX_5|MBX_4;
  304. } else {
  305. mcp->mb[4] = LSW(risc_code_size);
  306. mcp->out_mb |= MBX_4;
  307. }
  308. mcp->in_mb = MBX_0;
  309. mcp->tov = MBX_TOV_SECONDS;
  310. mcp->flags = 0;
  311. rval = qla2x00_mailbox_command(vha, mcp);
  312. if (rval != QLA_SUCCESS) {
  313. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=%x.\n", __func__,
  314. vha->host_no, rval, mcp->mb[0]));
  315. } else {
  316. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  317. }
  318. return rval;
  319. }
  320. #define EXTENDED_BB_CREDITS BIT_0
  321. /*
  322. * qla2x00_execute_fw
  323. * Start adapter firmware.
  324. *
  325. * Input:
  326. * ha = adapter block pointer.
  327. * TARGET_QUEUE_LOCK must be released.
  328. * ADAPTER_STATE_LOCK must be released.
  329. *
  330. * Returns:
  331. * qla2x00 local function return status code.
  332. *
  333. * Context:
  334. * Kernel context.
  335. */
  336. int
  337. qla2x00_execute_fw(scsi_qla_host_t *vha, uint32_t risc_addr)
  338. {
  339. int rval;
  340. struct qla_hw_data *ha = vha->hw;
  341. mbx_cmd_t mc;
  342. mbx_cmd_t *mcp = &mc;
  343. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  344. mcp->mb[0] = MBC_EXECUTE_FIRMWARE;
  345. mcp->out_mb = MBX_0;
  346. mcp->in_mb = MBX_0;
  347. if (IS_FWI2_CAPABLE(ha)) {
  348. mcp->mb[1] = MSW(risc_addr);
  349. mcp->mb[2] = LSW(risc_addr);
  350. mcp->mb[3] = 0;
  351. if (IS_QLA81XX(ha)) {
  352. struct nvram_81xx *nv = ha->nvram;
  353. mcp->mb[4] = (nv->enhanced_features &
  354. EXTENDED_BB_CREDITS);
  355. } else
  356. mcp->mb[4] = 0;
  357. mcp->out_mb |= MBX_4|MBX_3|MBX_2|MBX_1;
  358. mcp->in_mb |= MBX_1;
  359. } else {
  360. mcp->mb[1] = LSW(risc_addr);
  361. mcp->out_mb |= MBX_1;
  362. if (IS_QLA2322(ha) || IS_QLA6322(ha)) {
  363. mcp->mb[2] = 0;
  364. mcp->out_mb |= MBX_2;
  365. }
  366. }
  367. mcp->tov = MBX_TOV_SECONDS;
  368. mcp->flags = 0;
  369. rval = qla2x00_mailbox_command(vha, mcp);
  370. if (rval != QLA_SUCCESS) {
  371. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=%x.\n", __func__,
  372. vha->host_no, rval, mcp->mb[0]));
  373. } else {
  374. if (IS_FWI2_CAPABLE(ha)) {
  375. DEBUG11(printk("%s(%ld): done exchanges=%x.\n",
  376. __func__, vha->host_no, mcp->mb[1]));
  377. } else {
  378. DEBUG11(printk("%s(%ld): done.\n", __func__,
  379. vha->host_no));
  380. }
  381. }
  382. return rval;
  383. }
  384. /*
  385. * qla2x00_get_fw_version
  386. * Get firmware version.
  387. *
  388. * Input:
  389. * ha: adapter state pointer.
  390. * major: pointer for major number.
  391. * minor: pointer for minor number.
  392. * subminor: pointer for subminor number.
  393. *
  394. * Returns:
  395. * qla2x00 local function return status code.
  396. *
  397. * Context:
  398. * Kernel context.
  399. */
  400. int
  401. qla2x00_get_fw_version(scsi_qla_host_t *vha, uint16_t *major, uint16_t *minor,
  402. uint16_t *subminor, uint16_t *attributes, uint32_t *memory, uint8_t *mpi,
  403. uint32_t *mpi_caps, uint8_t *phy)
  404. {
  405. int rval;
  406. mbx_cmd_t mc;
  407. mbx_cmd_t *mcp = &mc;
  408. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  409. mcp->mb[0] = MBC_GET_FIRMWARE_VERSION;
  410. mcp->out_mb = MBX_0;
  411. mcp->in_mb = MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  412. if (IS_QLA81XX(vha->hw))
  413. mcp->in_mb |= MBX_13|MBX_12|MBX_11|MBX_10|MBX_9|MBX_8;
  414. mcp->flags = 0;
  415. mcp->tov = MBX_TOV_SECONDS;
  416. rval = qla2x00_mailbox_command(vha, mcp);
  417. if (rval != QLA_SUCCESS)
  418. goto failed;
  419. /* Return mailbox data. */
  420. *major = mcp->mb[1];
  421. *minor = mcp->mb[2];
  422. *subminor = mcp->mb[3];
  423. *attributes = mcp->mb[6];
  424. if (IS_QLA2100(vha->hw) || IS_QLA2200(vha->hw))
  425. *memory = 0x1FFFF; /* Defaults to 128KB. */
  426. else
  427. *memory = (mcp->mb[5] << 16) | mcp->mb[4];
  428. if (IS_QLA81XX(vha->hw)) {
  429. mpi[0] = mcp->mb[10] & 0xff;
  430. mpi[1] = mcp->mb[11] >> 8;
  431. mpi[2] = mcp->mb[11] & 0xff;
  432. *mpi_caps = (mcp->mb[12] << 16) | mcp->mb[13];
  433. phy[0] = mcp->mb[8] & 0xff;
  434. phy[1] = mcp->mb[9] >> 8;
  435. phy[2] = mcp->mb[9] & 0xff;
  436. }
  437. failed:
  438. if (rval != QLA_SUCCESS) {
  439. /*EMPTY*/
  440. DEBUG2_3_11(printk("%s(%ld): failed=%x.\n", __func__,
  441. vha->host_no, rval));
  442. } else {
  443. /*EMPTY*/
  444. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  445. }
  446. return rval;
  447. }
  448. /*
  449. * qla2x00_get_fw_options
  450. * Set firmware options.
  451. *
  452. * Input:
  453. * ha = adapter block pointer.
  454. * fwopt = pointer for firmware options.
  455. *
  456. * Returns:
  457. * qla2x00 local function return status code.
  458. *
  459. * Context:
  460. * Kernel context.
  461. */
  462. int
  463. qla2x00_get_fw_options(scsi_qla_host_t *vha, uint16_t *fwopts)
  464. {
  465. int rval;
  466. mbx_cmd_t mc;
  467. mbx_cmd_t *mcp = &mc;
  468. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  469. mcp->mb[0] = MBC_GET_FIRMWARE_OPTION;
  470. mcp->out_mb = MBX_0;
  471. mcp->in_mb = MBX_3|MBX_2|MBX_1|MBX_0;
  472. mcp->tov = MBX_TOV_SECONDS;
  473. mcp->flags = 0;
  474. rval = qla2x00_mailbox_command(vha, mcp);
  475. if (rval != QLA_SUCCESS) {
  476. /*EMPTY*/
  477. DEBUG2_3_11(printk("%s(%ld): failed=%x.\n", __func__,
  478. vha->host_no, rval));
  479. } else {
  480. fwopts[0] = mcp->mb[0];
  481. fwopts[1] = mcp->mb[1];
  482. fwopts[2] = mcp->mb[2];
  483. fwopts[3] = mcp->mb[3];
  484. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  485. }
  486. return rval;
  487. }
  488. /*
  489. * qla2x00_set_fw_options
  490. * Set firmware options.
  491. *
  492. * Input:
  493. * ha = adapter block pointer.
  494. * fwopt = pointer for firmware options.
  495. *
  496. * Returns:
  497. * qla2x00 local function return status code.
  498. *
  499. * Context:
  500. * Kernel context.
  501. */
  502. int
  503. qla2x00_set_fw_options(scsi_qla_host_t *vha, uint16_t *fwopts)
  504. {
  505. int rval;
  506. mbx_cmd_t mc;
  507. mbx_cmd_t *mcp = &mc;
  508. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  509. mcp->mb[0] = MBC_SET_FIRMWARE_OPTION;
  510. mcp->mb[1] = fwopts[1];
  511. mcp->mb[2] = fwopts[2];
  512. mcp->mb[3] = fwopts[3];
  513. mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0;
  514. mcp->in_mb = MBX_0;
  515. if (IS_FWI2_CAPABLE(vha->hw)) {
  516. mcp->in_mb |= MBX_1;
  517. } else {
  518. mcp->mb[10] = fwopts[10];
  519. mcp->mb[11] = fwopts[11];
  520. mcp->mb[12] = 0; /* Undocumented, but used */
  521. mcp->out_mb |= MBX_12|MBX_11|MBX_10;
  522. }
  523. mcp->tov = MBX_TOV_SECONDS;
  524. mcp->flags = 0;
  525. rval = qla2x00_mailbox_command(vha, mcp);
  526. fwopts[0] = mcp->mb[0];
  527. if (rval != QLA_SUCCESS) {
  528. /*EMPTY*/
  529. DEBUG2_3_11(printk("%s(%ld): failed=%x (%x/%x).\n", __func__,
  530. vha->host_no, rval, mcp->mb[0], mcp->mb[1]));
  531. } else {
  532. /*EMPTY*/
  533. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  534. }
  535. return rval;
  536. }
  537. /*
  538. * qla2x00_mbx_reg_test
  539. * Mailbox register wrap test.
  540. *
  541. * Input:
  542. * ha = adapter block pointer.
  543. * TARGET_QUEUE_LOCK must be released.
  544. * ADAPTER_STATE_LOCK must be released.
  545. *
  546. * Returns:
  547. * qla2x00 local function return status code.
  548. *
  549. * Context:
  550. * Kernel context.
  551. */
  552. int
  553. qla2x00_mbx_reg_test(scsi_qla_host_t *vha)
  554. {
  555. int rval;
  556. mbx_cmd_t mc;
  557. mbx_cmd_t *mcp = &mc;
  558. DEBUG11(printk("qla2x00_mbx_reg_test(%ld): entered.\n", vha->host_no));
  559. mcp->mb[0] = MBC_MAILBOX_REGISTER_TEST;
  560. mcp->mb[1] = 0xAAAA;
  561. mcp->mb[2] = 0x5555;
  562. mcp->mb[3] = 0xAA55;
  563. mcp->mb[4] = 0x55AA;
  564. mcp->mb[5] = 0xA5A5;
  565. mcp->mb[6] = 0x5A5A;
  566. mcp->mb[7] = 0x2525;
  567. mcp->out_mb = MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  568. mcp->in_mb = MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  569. mcp->tov = MBX_TOV_SECONDS;
  570. mcp->flags = 0;
  571. rval = qla2x00_mailbox_command(vha, mcp);
  572. if (rval == QLA_SUCCESS) {
  573. if (mcp->mb[1] != 0xAAAA || mcp->mb[2] != 0x5555 ||
  574. mcp->mb[3] != 0xAA55 || mcp->mb[4] != 0x55AA)
  575. rval = QLA_FUNCTION_FAILED;
  576. if (mcp->mb[5] != 0xA5A5 || mcp->mb[6] != 0x5A5A ||
  577. mcp->mb[7] != 0x2525)
  578. rval = QLA_FUNCTION_FAILED;
  579. }
  580. if (rval != QLA_SUCCESS) {
  581. /*EMPTY*/
  582. DEBUG2_3_11(printk("qla2x00_mbx_reg_test(%ld): failed=%x.\n",
  583. vha->host_no, rval));
  584. } else {
  585. /*EMPTY*/
  586. DEBUG11(printk("qla2x00_mbx_reg_test(%ld): done.\n",
  587. vha->host_no));
  588. }
  589. return rval;
  590. }
  591. /*
  592. * qla2x00_verify_checksum
  593. * Verify firmware checksum.
  594. *
  595. * Input:
  596. * ha = adapter block pointer.
  597. * TARGET_QUEUE_LOCK must be released.
  598. * ADAPTER_STATE_LOCK must be released.
  599. *
  600. * Returns:
  601. * qla2x00 local function return status code.
  602. *
  603. * Context:
  604. * Kernel context.
  605. */
  606. int
  607. qla2x00_verify_checksum(scsi_qla_host_t *vha, uint32_t risc_addr)
  608. {
  609. int rval;
  610. mbx_cmd_t mc;
  611. mbx_cmd_t *mcp = &mc;
  612. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  613. mcp->mb[0] = MBC_VERIFY_CHECKSUM;
  614. mcp->out_mb = MBX_0;
  615. mcp->in_mb = MBX_0;
  616. if (IS_FWI2_CAPABLE(vha->hw)) {
  617. mcp->mb[1] = MSW(risc_addr);
  618. mcp->mb[2] = LSW(risc_addr);
  619. mcp->out_mb |= MBX_2|MBX_1;
  620. mcp->in_mb |= MBX_2|MBX_1;
  621. } else {
  622. mcp->mb[1] = LSW(risc_addr);
  623. mcp->out_mb |= MBX_1;
  624. mcp->in_mb |= MBX_1;
  625. }
  626. mcp->tov = MBX_TOV_SECONDS;
  627. mcp->flags = 0;
  628. rval = qla2x00_mailbox_command(vha, mcp);
  629. if (rval != QLA_SUCCESS) {
  630. DEBUG2_3_11(printk("%s(%ld): failed=%x chk sum=%x.\n", __func__,
  631. vha->host_no, rval, IS_FWI2_CAPABLE(vha->hw) ?
  632. (mcp->mb[2] << 16) | mcp->mb[1]: mcp->mb[1]));
  633. } else {
  634. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  635. }
  636. return rval;
  637. }
  638. /*
  639. * qla2x00_issue_iocb
  640. * Issue IOCB using mailbox command
  641. *
  642. * Input:
  643. * ha = adapter state pointer.
  644. * buffer = buffer pointer.
  645. * phys_addr = physical address of buffer.
  646. * size = size of buffer.
  647. * TARGET_QUEUE_LOCK must be released.
  648. * ADAPTER_STATE_LOCK must be released.
  649. *
  650. * Returns:
  651. * qla2x00 local function return status code.
  652. *
  653. * Context:
  654. * Kernel context.
  655. */
  656. int
  657. qla2x00_issue_iocb_timeout(scsi_qla_host_t *vha, void *buffer,
  658. dma_addr_t phys_addr, size_t size, uint32_t tov)
  659. {
  660. int rval;
  661. mbx_cmd_t mc;
  662. mbx_cmd_t *mcp = &mc;
  663. mcp->mb[0] = MBC_IOCB_COMMAND_A64;
  664. mcp->mb[1] = 0;
  665. mcp->mb[2] = MSW(phys_addr);
  666. mcp->mb[3] = LSW(phys_addr);
  667. mcp->mb[6] = MSW(MSD(phys_addr));
  668. mcp->mb[7] = LSW(MSD(phys_addr));
  669. mcp->out_mb = MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0;
  670. mcp->in_mb = MBX_2|MBX_0;
  671. mcp->tov = tov;
  672. mcp->flags = 0;
  673. rval = qla2x00_mailbox_command(vha, mcp);
  674. if (rval != QLA_SUCCESS) {
  675. /*EMPTY*/
  676. DEBUG(printk("qla2x00_issue_iocb(%ld): failed rval 0x%x\n",
  677. vha->host_no, rval));
  678. } else {
  679. sts_entry_t *sts_entry = (sts_entry_t *) buffer;
  680. /* Mask reserved bits. */
  681. sts_entry->entry_status &=
  682. IS_FWI2_CAPABLE(vha->hw) ? RF_MASK_24XX : RF_MASK;
  683. }
  684. return rval;
  685. }
  686. int
  687. qla2x00_issue_iocb(scsi_qla_host_t *vha, void *buffer, dma_addr_t phys_addr,
  688. size_t size)
  689. {
  690. return qla2x00_issue_iocb_timeout(vha, buffer, phys_addr, size,
  691. MBX_TOV_SECONDS);
  692. }
  693. /*
  694. * qla2x00_abort_command
  695. * Abort command aborts a specified IOCB.
  696. *
  697. * Input:
  698. * ha = adapter block pointer.
  699. * sp = SB structure pointer.
  700. *
  701. * Returns:
  702. * qla2x00 local function return status code.
  703. *
  704. * Context:
  705. * Kernel context.
  706. */
  707. int
  708. qla2x00_abort_command(srb_t *sp)
  709. {
  710. unsigned long flags = 0;
  711. int rval;
  712. uint32_t handle = 0;
  713. mbx_cmd_t mc;
  714. mbx_cmd_t *mcp = &mc;
  715. fc_port_t *fcport = sp->fcport;
  716. scsi_qla_host_t *vha = fcport->vha;
  717. struct qla_hw_data *ha = vha->hw;
  718. struct req_que *req = vha->req;
  719. DEBUG11(printk("qla2x00_abort_command(%ld): entered.\n", vha->host_no));
  720. spin_lock_irqsave(&ha->hardware_lock, flags);
  721. for (handle = 1; handle < MAX_OUTSTANDING_COMMANDS; handle++) {
  722. if (req->outstanding_cmds[handle] == sp)
  723. break;
  724. }
  725. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  726. if (handle == MAX_OUTSTANDING_COMMANDS) {
  727. /* command not found */
  728. return QLA_FUNCTION_FAILED;
  729. }
  730. mcp->mb[0] = MBC_ABORT_COMMAND;
  731. if (HAS_EXTENDED_IDS(ha))
  732. mcp->mb[1] = fcport->loop_id;
  733. else
  734. mcp->mb[1] = fcport->loop_id << 8;
  735. mcp->mb[2] = (uint16_t)handle;
  736. mcp->mb[3] = (uint16_t)(handle >> 16);
  737. mcp->mb[6] = (uint16_t)sp->cmd->device->lun;
  738. mcp->out_mb = MBX_6|MBX_3|MBX_2|MBX_1|MBX_0;
  739. mcp->in_mb = MBX_0;
  740. mcp->tov = MBX_TOV_SECONDS;
  741. mcp->flags = 0;
  742. rval = qla2x00_mailbox_command(vha, mcp);
  743. if (rval != QLA_SUCCESS) {
  744. DEBUG2_3_11(printk("qla2x00_abort_command(%ld): failed=%x.\n",
  745. vha->host_no, rval));
  746. } else {
  747. DEBUG11(printk("qla2x00_abort_command(%ld): done.\n",
  748. vha->host_no));
  749. }
  750. return rval;
  751. }
  752. int
  753. qla2x00_abort_target(struct fc_port *fcport, unsigned int l, int tag)
  754. {
  755. int rval, rval2;
  756. mbx_cmd_t mc;
  757. mbx_cmd_t *mcp = &mc;
  758. scsi_qla_host_t *vha;
  759. struct req_que *req;
  760. struct rsp_que *rsp;
  761. DEBUG11(printk("%s(%ld): entered.\n", __func__, fcport->vha->host_no));
  762. l = l;
  763. vha = fcport->vha;
  764. req = vha->hw->req_q_map[0];
  765. rsp = req->rsp;
  766. mcp->mb[0] = MBC_ABORT_TARGET;
  767. mcp->out_mb = MBX_9|MBX_2|MBX_1|MBX_0;
  768. if (HAS_EXTENDED_IDS(vha->hw)) {
  769. mcp->mb[1] = fcport->loop_id;
  770. mcp->mb[10] = 0;
  771. mcp->out_mb |= MBX_10;
  772. } else {
  773. mcp->mb[1] = fcport->loop_id << 8;
  774. }
  775. mcp->mb[2] = vha->hw->loop_reset_delay;
  776. mcp->mb[9] = vha->vp_idx;
  777. mcp->in_mb = MBX_0;
  778. mcp->tov = MBX_TOV_SECONDS;
  779. mcp->flags = 0;
  780. rval = qla2x00_mailbox_command(vha, mcp);
  781. if (rval != QLA_SUCCESS) {
  782. DEBUG2_3_11(printk("%s(%ld): failed=%x.\n", __func__,
  783. vha->host_no, rval));
  784. }
  785. /* Issue marker IOCB. */
  786. rval2 = qla2x00_marker(vha, req, rsp, fcport->loop_id, 0,
  787. MK_SYNC_ID);
  788. if (rval2 != QLA_SUCCESS) {
  789. DEBUG2_3_11(printk("%s(%ld): failed to issue Marker IOCB "
  790. "(%x).\n", __func__, vha->host_no, rval2));
  791. } else {
  792. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  793. }
  794. return rval;
  795. }
  796. int
  797. qla2x00_lun_reset(struct fc_port *fcport, unsigned int l, int tag)
  798. {
  799. int rval, rval2;
  800. mbx_cmd_t mc;
  801. mbx_cmd_t *mcp = &mc;
  802. scsi_qla_host_t *vha;
  803. struct req_que *req;
  804. struct rsp_que *rsp;
  805. DEBUG11(printk("%s(%ld): entered.\n", __func__, fcport->vha->host_no));
  806. vha = fcport->vha;
  807. req = vha->hw->req_q_map[0];
  808. rsp = req->rsp;
  809. mcp->mb[0] = MBC_LUN_RESET;
  810. mcp->out_mb = MBX_9|MBX_3|MBX_2|MBX_1|MBX_0;
  811. if (HAS_EXTENDED_IDS(vha->hw))
  812. mcp->mb[1] = fcport->loop_id;
  813. else
  814. mcp->mb[1] = fcport->loop_id << 8;
  815. mcp->mb[2] = l;
  816. mcp->mb[3] = 0;
  817. mcp->mb[9] = vha->vp_idx;
  818. mcp->in_mb = MBX_0;
  819. mcp->tov = MBX_TOV_SECONDS;
  820. mcp->flags = 0;
  821. rval = qla2x00_mailbox_command(vha, mcp);
  822. if (rval != QLA_SUCCESS) {
  823. DEBUG2_3_11(printk("%s(%ld): failed=%x.\n", __func__,
  824. vha->host_no, rval));
  825. }
  826. /* Issue marker IOCB. */
  827. rval2 = qla2x00_marker(vha, req, rsp, fcport->loop_id, l,
  828. MK_SYNC_ID_LUN);
  829. if (rval2 != QLA_SUCCESS) {
  830. DEBUG2_3_11(printk("%s(%ld): failed to issue Marker IOCB "
  831. "(%x).\n", __func__, vha->host_no, rval2));
  832. } else {
  833. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  834. }
  835. return rval;
  836. }
  837. /*
  838. * qla2x00_get_adapter_id
  839. * Get adapter ID and topology.
  840. *
  841. * Input:
  842. * ha = adapter block pointer.
  843. * id = pointer for loop ID.
  844. * al_pa = pointer for AL_PA.
  845. * area = pointer for area.
  846. * domain = pointer for domain.
  847. * top = pointer for topology.
  848. * TARGET_QUEUE_LOCK must be released.
  849. * ADAPTER_STATE_LOCK must be released.
  850. *
  851. * Returns:
  852. * qla2x00 local function return status code.
  853. *
  854. * Context:
  855. * Kernel context.
  856. */
  857. int
  858. qla2x00_get_adapter_id(scsi_qla_host_t *vha, uint16_t *id, uint8_t *al_pa,
  859. uint8_t *area, uint8_t *domain, uint16_t *top, uint16_t *sw_cap)
  860. {
  861. int rval;
  862. mbx_cmd_t mc;
  863. mbx_cmd_t *mcp = &mc;
  864. DEBUG11(printk("qla2x00_get_adapter_id(%ld): entered.\n",
  865. vha->host_no));
  866. mcp->mb[0] = MBC_GET_ADAPTER_LOOP_ID;
  867. mcp->mb[9] = vha->vp_idx;
  868. mcp->out_mb = MBX_9|MBX_0;
  869. mcp->in_mb = MBX_9|MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0;
  870. if (IS_QLA8XXX_TYPE(vha->hw))
  871. mcp->in_mb |= MBX_13|MBX_12|MBX_11|MBX_10;
  872. mcp->tov = MBX_TOV_SECONDS;
  873. mcp->flags = 0;
  874. rval = qla2x00_mailbox_command(vha, mcp);
  875. if (mcp->mb[0] == MBS_COMMAND_ERROR)
  876. rval = QLA_COMMAND_ERROR;
  877. else if (mcp->mb[0] == MBS_INVALID_COMMAND)
  878. rval = QLA_INVALID_COMMAND;
  879. /* Return data. */
  880. *id = mcp->mb[1];
  881. *al_pa = LSB(mcp->mb[2]);
  882. *area = MSB(mcp->mb[2]);
  883. *domain = LSB(mcp->mb[3]);
  884. *top = mcp->mb[6];
  885. *sw_cap = mcp->mb[7];
  886. if (rval != QLA_SUCCESS) {
  887. /*EMPTY*/
  888. DEBUG2_3_11(printk("qla2x00_get_adapter_id(%ld): failed=%x.\n",
  889. vha->host_no, rval));
  890. } else {
  891. DEBUG11(printk("qla2x00_get_adapter_id(%ld): done.\n",
  892. vha->host_no));
  893. if (IS_QLA8XXX_TYPE(vha->hw)) {
  894. vha->fcoe_vlan_id = mcp->mb[9] & 0xfff;
  895. vha->fcoe_fcf_idx = mcp->mb[10];
  896. vha->fcoe_vn_port_mac[5] = mcp->mb[11] >> 8;
  897. vha->fcoe_vn_port_mac[4] = mcp->mb[11] & 0xff;
  898. vha->fcoe_vn_port_mac[3] = mcp->mb[12] >> 8;
  899. vha->fcoe_vn_port_mac[2] = mcp->mb[12] & 0xff;
  900. vha->fcoe_vn_port_mac[1] = mcp->mb[13] >> 8;
  901. vha->fcoe_vn_port_mac[0] = mcp->mb[13] & 0xff;
  902. }
  903. }
  904. return rval;
  905. }
  906. /*
  907. * qla2x00_get_retry_cnt
  908. * Get current firmware login retry count and delay.
  909. *
  910. * Input:
  911. * ha = adapter block pointer.
  912. * retry_cnt = pointer to login retry count.
  913. * tov = pointer to login timeout value.
  914. *
  915. * Returns:
  916. * qla2x00 local function return status code.
  917. *
  918. * Context:
  919. * Kernel context.
  920. */
  921. int
  922. qla2x00_get_retry_cnt(scsi_qla_host_t *vha, uint8_t *retry_cnt, uint8_t *tov,
  923. uint16_t *r_a_tov)
  924. {
  925. int rval;
  926. uint16_t ratov;
  927. mbx_cmd_t mc;
  928. mbx_cmd_t *mcp = &mc;
  929. DEBUG11(printk("qla2x00_get_retry_cnt(%ld): entered.\n",
  930. vha->host_no));
  931. mcp->mb[0] = MBC_GET_RETRY_COUNT;
  932. mcp->out_mb = MBX_0;
  933. mcp->in_mb = MBX_3|MBX_2|MBX_1|MBX_0;
  934. mcp->tov = MBX_TOV_SECONDS;
  935. mcp->flags = 0;
  936. rval = qla2x00_mailbox_command(vha, mcp);
  937. if (rval != QLA_SUCCESS) {
  938. /*EMPTY*/
  939. DEBUG2_3_11(printk("qla2x00_get_retry_cnt(%ld): failed = %x.\n",
  940. vha->host_no, mcp->mb[0]));
  941. } else {
  942. /* Convert returned data and check our values. */
  943. *r_a_tov = mcp->mb[3] / 2;
  944. ratov = (mcp->mb[3]/2) / 10; /* mb[3] value is in 100ms */
  945. if (mcp->mb[1] * ratov > (*retry_cnt) * (*tov)) {
  946. /* Update to the larger values */
  947. *retry_cnt = (uint8_t)mcp->mb[1];
  948. *tov = ratov;
  949. }
  950. DEBUG11(printk("qla2x00_get_retry_cnt(%ld): done. mb3=%d "
  951. "ratov=%d.\n", vha->host_no, mcp->mb[3], ratov));
  952. }
  953. return rval;
  954. }
  955. /*
  956. * qla2x00_init_firmware
  957. * Initialize adapter firmware.
  958. *
  959. * Input:
  960. * ha = adapter block pointer.
  961. * dptr = Initialization control block pointer.
  962. * size = size of initialization control block.
  963. * TARGET_QUEUE_LOCK must be released.
  964. * ADAPTER_STATE_LOCK must be released.
  965. *
  966. * Returns:
  967. * qla2x00 local function return status code.
  968. *
  969. * Context:
  970. * Kernel context.
  971. */
  972. int
  973. qla2x00_init_firmware(scsi_qla_host_t *vha, uint16_t size)
  974. {
  975. int rval;
  976. mbx_cmd_t mc;
  977. mbx_cmd_t *mcp = &mc;
  978. struct qla_hw_data *ha = vha->hw;
  979. DEBUG11(printk("qla2x00_init_firmware(%ld): entered.\n",
  980. vha->host_no));
  981. if (IS_QLA82XX(ha) && ql2xdbwr)
  982. qla82xx_wr_32(ha, ha->nxdb_wr_ptr,
  983. (0x04 | (ha->portnum << 5) | (0 << 8) | (0 << 16)));
  984. if (ha->flags.npiv_supported)
  985. mcp->mb[0] = MBC_MID_INITIALIZE_FIRMWARE;
  986. else
  987. mcp->mb[0] = MBC_INITIALIZE_FIRMWARE;
  988. mcp->mb[1] = 0;
  989. mcp->mb[2] = MSW(ha->init_cb_dma);
  990. mcp->mb[3] = LSW(ha->init_cb_dma);
  991. mcp->mb[6] = MSW(MSD(ha->init_cb_dma));
  992. mcp->mb[7] = LSW(MSD(ha->init_cb_dma));
  993. mcp->out_mb = MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0;
  994. if (IS_QLA81XX(ha) && ha->ex_init_cb->ex_version) {
  995. mcp->mb[1] = BIT_0;
  996. mcp->mb[10] = MSW(ha->ex_init_cb_dma);
  997. mcp->mb[11] = LSW(ha->ex_init_cb_dma);
  998. mcp->mb[12] = MSW(MSD(ha->ex_init_cb_dma));
  999. mcp->mb[13] = LSW(MSD(ha->ex_init_cb_dma));
  1000. mcp->mb[14] = sizeof(*ha->ex_init_cb);
  1001. mcp->out_mb |= MBX_14|MBX_13|MBX_12|MBX_11|MBX_10;
  1002. }
  1003. mcp->in_mb = MBX_0;
  1004. mcp->buf_size = size;
  1005. mcp->flags = MBX_DMA_OUT;
  1006. mcp->tov = MBX_TOV_SECONDS;
  1007. rval = qla2x00_mailbox_command(vha, mcp);
  1008. if (rval != QLA_SUCCESS) {
  1009. /*EMPTY*/
  1010. DEBUG2_3_11(printk("qla2x00_init_firmware(%ld): failed=%x "
  1011. "mb0=%x.\n",
  1012. vha->host_no, rval, mcp->mb[0]));
  1013. } else {
  1014. /*EMPTY*/
  1015. DEBUG11(printk("qla2x00_init_firmware(%ld): done.\n",
  1016. vha->host_no));
  1017. }
  1018. return rval;
  1019. }
  1020. /*
  1021. * qla2x00_get_port_database
  1022. * Issue normal/enhanced get port database mailbox command
  1023. * and copy device name as necessary.
  1024. *
  1025. * Input:
  1026. * ha = adapter state pointer.
  1027. * dev = structure pointer.
  1028. * opt = enhanced cmd option byte.
  1029. *
  1030. * Returns:
  1031. * qla2x00 local function return status code.
  1032. *
  1033. * Context:
  1034. * Kernel context.
  1035. */
  1036. int
  1037. qla2x00_get_port_database(scsi_qla_host_t *vha, fc_port_t *fcport, uint8_t opt)
  1038. {
  1039. int rval;
  1040. mbx_cmd_t mc;
  1041. mbx_cmd_t *mcp = &mc;
  1042. port_database_t *pd;
  1043. struct port_database_24xx *pd24;
  1044. dma_addr_t pd_dma;
  1045. struct qla_hw_data *ha = vha->hw;
  1046. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  1047. pd24 = NULL;
  1048. pd = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &pd_dma);
  1049. if (pd == NULL) {
  1050. DEBUG2_3(printk("%s(%ld): failed to allocate Port Database "
  1051. "structure.\n", __func__, vha->host_no));
  1052. return QLA_MEMORY_ALLOC_FAILED;
  1053. }
  1054. memset(pd, 0, max(PORT_DATABASE_SIZE, PORT_DATABASE_24XX_SIZE));
  1055. mcp->mb[0] = MBC_GET_PORT_DATABASE;
  1056. if (opt != 0 && !IS_FWI2_CAPABLE(ha))
  1057. mcp->mb[0] = MBC_ENHANCED_GET_PORT_DATABASE;
  1058. mcp->mb[2] = MSW(pd_dma);
  1059. mcp->mb[3] = LSW(pd_dma);
  1060. mcp->mb[6] = MSW(MSD(pd_dma));
  1061. mcp->mb[7] = LSW(MSD(pd_dma));
  1062. mcp->mb[9] = vha->vp_idx;
  1063. mcp->out_mb = MBX_9|MBX_7|MBX_6|MBX_3|MBX_2|MBX_0;
  1064. mcp->in_mb = MBX_0;
  1065. if (IS_FWI2_CAPABLE(ha)) {
  1066. mcp->mb[1] = fcport->loop_id;
  1067. mcp->mb[10] = opt;
  1068. mcp->out_mb |= MBX_10|MBX_1;
  1069. mcp->in_mb |= MBX_1;
  1070. } else if (HAS_EXTENDED_IDS(ha)) {
  1071. mcp->mb[1] = fcport->loop_id;
  1072. mcp->mb[10] = opt;
  1073. mcp->out_mb |= MBX_10|MBX_1;
  1074. } else {
  1075. mcp->mb[1] = fcport->loop_id << 8 | opt;
  1076. mcp->out_mb |= MBX_1;
  1077. }
  1078. mcp->buf_size = IS_FWI2_CAPABLE(ha) ?
  1079. PORT_DATABASE_24XX_SIZE : PORT_DATABASE_SIZE;
  1080. mcp->flags = MBX_DMA_IN;
  1081. mcp->tov = (ha->login_timeout * 2) + (ha->login_timeout / 2);
  1082. rval = qla2x00_mailbox_command(vha, mcp);
  1083. if (rval != QLA_SUCCESS)
  1084. goto gpd_error_out;
  1085. if (IS_FWI2_CAPABLE(ha)) {
  1086. pd24 = (struct port_database_24xx *) pd;
  1087. /* Check for logged in state. */
  1088. if (pd24->current_login_state != PDS_PRLI_COMPLETE &&
  1089. pd24->last_login_state != PDS_PRLI_COMPLETE) {
  1090. DEBUG2(printk("%s(%ld): Unable to verify "
  1091. "login-state (%x/%x) for loop_id %x\n",
  1092. __func__, vha->host_no,
  1093. pd24->current_login_state,
  1094. pd24->last_login_state, fcport->loop_id));
  1095. rval = QLA_FUNCTION_FAILED;
  1096. goto gpd_error_out;
  1097. }
  1098. /* Names are little-endian. */
  1099. memcpy(fcport->node_name, pd24->node_name, WWN_SIZE);
  1100. memcpy(fcport->port_name, pd24->port_name, WWN_SIZE);
  1101. /* Get port_id of device. */
  1102. fcport->d_id.b.domain = pd24->port_id[0];
  1103. fcport->d_id.b.area = pd24->port_id[1];
  1104. fcport->d_id.b.al_pa = pd24->port_id[2];
  1105. fcport->d_id.b.rsvd_1 = 0;
  1106. /* If not target must be initiator or unknown type. */
  1107. if ((pd24->prli_svc_param_word_3[0] & BIT_4) == 0)
  1108. fcport->port_type = FCT_INITIATOR;
  1109. else
  1110. fcport->port_type = FCT_TARGET;
  1111. } else {
  1112. /* Check for logged in state. */
  1113. if (pd->master_state != PD_STATE_PORT_LOGGED_IN &&
  1114. pd->slave_state != PD_STATE_PORT_LOGGED_IN) {
  1115. rval = QLA_FUNCTION_FAILED;
  1116. goto gpd_error_out;
  1117. }
  1118. /* Names are little-endian. */
  1119. memcpy(fcport->node_name, pd->node_name, WWN_SIZE);
  1120. memcpy(fcport->port_name, pd->port_name, WWN_SIZE);
  1121. /* Get port_id of device. */
  1122. fcport->d_id.b.domain = pd->port_id[0];
  1123. fcport->d_id.b.area = pd->port_id[3];
  1124. fcport->d_id.b.al_pa = pd->port_id[2];
  1125. fcport->d_id.b.rsvd_1 = 0;
  1126. /* If not target must be initiator or unknown type. */
  1127. if ((pd->prli_svc_param_word_3[0] & BIT_4) == 0)
  1128. fcport->port_type = FCT_INITIATOR;
  1129. else
  1130. fcport->port_type = FCT_TARGET;
  1131. /* Passback COS information. */
  1132. fcport->supported_classes = (pd->options & BIT_4) ?
  1133. FC_COS_CLASS2: FC_COS_CLASS3;
  1134. }
  1135. gpd_error_out:
  1136. dma_pool_free(ha->s_dma_pool, pd, pd_dma);
  1137. if (rval != QLA_SUCCESS) {
  1138. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=%x mb[1]=%x.\n",
  1139. __func__, vha->host_no, rval, mcp->mb[0], mcp->mb[1]));
  1140. } else {
  1141. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  1142. }
  1143. return rval;
  1144. }
  1145. /*
  1146. * qla2x00_get_firmware_state
  1147. * Get adapter firmware state.
  1148. *
  1149. * Input:
  1150. * ha = adapter block pointer.
  1151. * dptr = pointer for firmware state.
  1152. * TARGET_QUEUE_LOCK must be released.
  1153. * ADAPTER_STATE_LOCK must be released.
  1154. *
  1155. * Returns:
  1156. * qla2x00 local function return status code.
  1157. *
  1158. * Context:
  1159. * Kernel context.
  1160. */
  1161. int
  1162. qla2x00_get_firmware_state(scsi_qla_host_t *vha, uint16_t *states)
  1163. {
  1164. int rval;
  1165. mbx_cmd_t mc;
  1166. mbx_cmd_t *mcp = &mc;
  1167. DEBUG11(printk("qla2x00_get_firmware_state(%ld): entered.\n",
  1168. vha->host_no));
  1169. mcp->mb[0] = MBC_GET_FIRMWARE_STATE;
  1170. mcp->out_mb = MBX_0;
  1171. if (IS_FWI2_CAPABLE(vha->hw))
  1172. mcp->in_mb = MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  1173. else
  1174. mcp->in_mb = MBX_1|MBX_0;
  1175. mcp->tov = MBX_TOV_SECONDS;
  1176. mcp->flags = 0;
  1177. rval = qla2x00_mailbox_command(vha, mcp);
  1178. /* Return firmware states. */
  1179. states[0] = mcp->mb[1];
  1180. if (IS_FWI2_CAPABLE(vha->hw)) {
  1181. states[1] = mcp->mb[2];
  1182. states[2] = mcp->mb[3];
  1183. states[3] = mcp->mb[4];
  1184. states[4] = mcp->mb[5];
  1185. }
  1186. if (rval != QLA_SUCCESS) {
  1187. /*EMPTY*/
  1188. DEBUG2_3_11(printk("qla2x00_get_firmware_state(%ld): "
  1189. "failed=%x.\n", vha->host_no, rval));
  1190. } else {
  1191. /*EMPTY*/
  1192. DEBUG11(printk("qla2x00_get_firmware_state(%ld): done.\n",
  1193. vha->host_no));
  1194. }
  1195. return rval;
  1196. }
  1197. /*
  1198. * qla2x00_get_port_name
  1199. * Issue get port name mailbox command.
  1200. * Returned name is in big endian format.
  1201. *
  1202. * Input:
  1203. * ha = adapter block pointer.
  1204. * loop_id = loop ID of device.
  1205. * name = pointer for name.
  1206. * TARGET_QUEUE_LOCK must be released.
  1207. * ADAPTER_STATE_LOCK must be released.
  1208. *
  1209. * Returns:
  1210. * qla2x00 local function return status code.
  1211. *
  1212. * Context:
  1213. * Kernel context.
  1214. */
  1215. int
  1216. qla2x00_get_port_name(scsi_qla_host_t *vha, uint16_t loop_id, uint8_t *name,
  1217. uint8_t opt)
  1218. {
  1219. int rval;
  1220. mbx_cmd_t mc;
  1221. mbx_cmd_t *mcp = &mc;
  1222. DEBUG11(printk("qla2x00_get_port_name(%ld): entered.\n",
  1223. vha->host_no));
  1224. mcp->mb[0] = MBC_GET_PORT_NAME;
  1225. mcp->mb[9] = vha->vp_idx;
  1226. mcp->out_mb = MBX_9|MBX_1|MBX_0;
  1227. if (HAS_EXTENDED_IDS(vha->hw)) {
  1228. mcp->mb[1] = loop_id;
  1229. mcp->mb[10] = opt;
  1230. mcp->out_mb |= MBX_10;
  1231. } else {
  1232. mcp->mb[1] = loop_id << 8 | opt;
  1233. }
  1234. mcp->in_mb = MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0;
  1235. mcp->tov = MBX_TOV_SECONDS;
  1236. mcp->flags = 0;
  1237. rval = qla2x00_mailbox_command(vha, mcp);
  1238. if (rval != QLA_SUCCESS) {
  1239. /*EMPTY*/
  1240. DEBUG2_3_11(printk("qla2x00_get_port_name(%ld): failed=%x.\n",
  1241. vha->host_no, rval));
  1242. } else {
  1243. if (name != NULL) {
  1244. /* This function returns name in big endian. */
  1245. name[0] = MSB(mcp->mb[2]);
  1246. name[1] = LSB(mcp->mb[2]);
  1247. name[2] = MSB(mcp->mb[3]);
  1248. name[3] = LSB(mcp->mb[3]);
  1249. name[4] = MSB(mcp->mb[6]);
  1250. name[5] = LSB(mcp->mb[6]);
  1251. name[6] = MSB(mcp->mb[7]);
  1252. name[7] = LSB(mcp->mb[7]);
  1253. }
  1254. DEBUG11(printk("qla2x00_get_port_name(%ld): done.\n",
  1255. vha->host_no));
  1256. }
  1257. return rval;
  1258. }
  1259. /*
  1260. * qla2x00_lip_reset
  1261. * Issue LIP reset mailbox command.
  1262. *
  1263. * Input:
  1264. * ha = adapter block pointer.
  1265. * TARGET_QUEUE_LOCK must be released.
  1266. * ADAPTER_STATE_LOCK must be released.
  1267. *
  1268. * Returns:
  1269. * qla2x00 local function return status code.
  1270. *
  1271. * Context:
  1272. * Kernel context.
  1273. */
  1274. int
  1275. qla2x00_lip_reset(scsi_qla_host_t *vha)
  1276. {
  1277. int rval;
  1278. mbx_cmd_t mc;
  1279. mbx_cmd_t *mcp = &mc;
  1280. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  1281. if (IS_QLA8XXX_TYPE(vha->hw)) {
  1282. /* Logout across all FCFs. */
  1283. mcp->mb[0] = MBC_LIP_FULL_LOGIN;
  1284. mcp->mb[1] = BIT_1;
  1285. mcp->mb[2] = 0;
  1286. mcp->out_mb = MBX_2|MBX_1|MBX_0;
  1287. } else if (IS_FWI2_CAPABLE(vha->hw)) {
  1288. mcp->mb[0] = MBC_LIP_FULL_LOGIN;
  1289. mcp->mb[1] = BIT_6;
  1290. mcp->mb[2] = 0;
  1291. mcp->mb[3] = vha->hw->loop_reset_delay;
  1292. mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0;
  1293. } else {
  1294. mcp->mb[0] = MBC_LIP_RESET;
  1295. mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0;
  1296. if (HAS_EXTENDED_IDS(vha->hw)) {
  1297. mcp->mb[1] = 0x00ff;
  1298. mcp->mb[10] = 0;
  1299. mcp->out_mb |= MBX_10;
  1300. } else {
  1301. mcp->mb[1] = 0xff00;
  1302. }
  1303. mcp->mb[2] = vha->hw->loop_reset_delay;
  1304. mcp->mb[3] = 0;
  1305. }
  1306. mcp->in_mb = MBX_0;
  1307. mcp->tov = MBX_TOV_SECONDS;
  1308. mcp->flags = 0;
  1309. rval = qla2x00_mailbox_command(vha, mcp);
  1310. if (rval != QLA_SUCCESS) {
  1311. /*EMPTY*/
  1312. DEBUG2_3_11(printk("%s(%ld): failed=%x.\n",
  1313. __func__, vha->host_no, rval));
  1314. } else {
  1315. /*EMPTY*/
  1316. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  1317. }
  1318. return rval;
  1319. }
  1320. /*
  1321. * qla2x00_send_sns
  1322. * Send SNS command.
  1323. *
  1324. * Input:
  1325. * ha = adapter block pointer.
  1326. * sns = pointer for command.
  1327. * cmd_size = command size.
  1328. * buf_size = response/command size.
  1329. * TARGET_QUEUE_LOCK must be released.
  1330. * ADAPTER_STATE_LOCK must be released.
  1331. *
  1332. * Returns:
  1333. * qla2x00 local function return status code.
  1334. *
  1335. * Context:
  1336. * Kernel context.
  1337. */
  1338. int
  1339. qla2x00_send_sns(scsi_qla_host_t *vha, dma_addr_t sns_phys_address,
  1340. uint16_t cmd_size, size_t buf_size)
  1341. {
  1342. int rval;
  1343. mbx_cmd_t mc;
  1344. mbx_cmd_t *mcp = &mc;
  1345. DEBUG11(printk("qla2x00_send_sns(%ld): entered.\n",
  1346. vha->host_no));
  1347. DEBUG11(printk("qla2x00_send_sns: retry cnt=%d ratov=%d total "
  1348. "tov=%d.\n", vha->hw->retry_count, vha->hw->login_timeout,
  1349. mcp->tov));
  1350. mcp->mb[0] = MBC_SEND_SNS_COMMAND;
  1351. mcp->mb[1] = cmd_size;
  1352. mcp->mb[2] = MSW(sns_phys_address);
  1353. mcp->mb[3] = LSW(sns_phys_address);
  1354. mcp->mb[6] = MSW(MSD(sns_phys_address));
  1355. mcp->mb[7] = LSW(MSD(sns_phys_address));
  1356. mcp->out_mb = MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0;
  1357. mcp->in_mb = MBX_0|MBX_1;
  1358. mcp->buf_size = buf_size;
  1359. mcp->flags = MBX_DMA_OUT|MBX_DMA_IN;
  1360. mcp->tov = (vha->hw->login_timeout * 2) + (vha->hw->login_timeout / 2);
  1361. rval = qla2x00_mailbox_command(vha, mcp);
  1362. if (rval != QLA_SUCCESS) {
  1363. /*EMPTY*/
  1364. DEBUG(printk("qla2x00_send_sns(%ld): failed=%x mb[0]=%x "
  1365. "mb[1]=%x.\n", vha->host_no, rval, mcp->mb[0], mcp->mb[1]));
  1366. DEBUG2_3_11(printk("qla2x00_send_sns(%ld): failed=%x mb[0]=%x "
  1367. "mb[1]=%x.\n", vha->host_no, rval, mcp->mb[0], mcp->mb[1]));
  1368. } else {
  1369. /*EMPTY*/
  1370. DEBUG11(printk("qla2x00_send_sns(%ld): done.\n", vha->host_no));
  1371. }
  1372. return rval;
  1373. }
  1374. int
  1375. qla24xx_login_fabric(scsi_qla_host_t *vha, uint16_t loop_id, uint8_t domain,
  1376. uint8_t area, uint8_t al_pa, uint16_t *mb, uint8_t opt)
  1377. {
  1378. int rval;
  1379. struct logio_entry_24xx *lg;
  1380. dma_addr_t lg_dma;
  1381. uint32_t iop[2];
  1382. struct qla_hw_data *ha = vha->hw;
  1383. struct req_que *req;
  1384. struct rsp_que *rsp;
  1385. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  1386. if (ha->flags.cpu_affinity_enabled)
  1387. req = ha->req_q_map[0];
  1388. else
  1389. req = vha->req;
  1390. rsp = req->rsp;
  1391. lg = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &lg_dma);
  1392. if (lg == NULL) {
  1393. DEBUG2_3(printk("%s(%ld): failed to allocate Login IOCB.\n",
  1394. __func__, vha->host_no));
  1395. return QLA_MEMORY_ALLOC_FAILED;
  1396. }
  1397. memset(lg, 0, sizeof(struct logio_entry_24xx));
  1398. lg->entry_type = LOGINOUT_PORT_IOCB_TYPE;
  1399. lg->entry_count = 1;
  1400. lg->handle = MAKE_HANDLE(req->id, lg->handle);
  1401. lg->nport_handle = cpu_to_le16(loop_id);
  1402. lg->control_flags = __constant_cpu_to_le16(LCF_COMMAND_PLOGI);
  1403. if (opt & BIT_0)
  1404. lg->control_flags |= __constant_cpu_to_le16(LCF_COND_PLOGI);
  1405. if (opt & BIT_1)
  1406. lg->control_flags |= __constant_cpu_to_le16(LCF_SKIP_PRLI);
  1407. lg->port_id[0] = al_pa;
  1408. lg->port_id[1] = area;
  1409. lg->port_id[2] = domain;
  1410. lg->vp_index = vha->vp_idx;
  1411. rval = qla2x00_issue_iocb(vha, lg, lg_dma, 0);
  1412. if (rval != QLA_SUCCESS) {
  1413. DEBUG2_3_11(printk("%s(%ld): failed to issue Login IOCB "
  1414. "(%x).\n", __func__, vha->host_no, rval));
  1415. } else if (lg->entry_status != 0) {
  1416. DEBUG2_3_11(printk("%s(%ld): failed to complete IOCB "
  1417. "-- error status (%x).\n", __func__, vha->host_no,
  1418. lg->entry_status));
  1419. rval = QLA_FUNCTION_FAILED;
  1420. } else if (lg->comp_status != __constant_cpu_to_le16(CS_COMPLETE)) {
  1421. iop[0] = le32_to_cpu(lg->io_parameter[0]);
  1422. iop[1] = le32_to_cpu(lg->io_parameter[1]);
  1423. DEBUG2_3_11(printk("%s(%ld): failed to complete IOCB "
  1424. "-- completion status (%x) ioparam=%x/%x.\n", __func__,
  1425. vha->host_no, le16_to_cpu(lg->comp_status), iop[0],
  1426. iop[1]));
  1427. switch (iop[0]) {
  1428. case LSC_SCODE_PORTID_USED:
  1429. mb[0] = MBS_PORT_ID_USED;
  1430. mb[1] = LSW(iop[1]);
  1431. break;
  1432. case LSC_SCODE_NPORT_USED:
  1433. mb[0] = MBS_LOOP_ID_USED;
  1434. break;
  1435. case LSC_SCODE_NOLINK:
  1436. case LSC_SCODE_NOIOCB:
  1437. case LSC_SCODE_NOXCB:
  1438. case LSC_SCODE_CMD_FAILED:
  1439. case LSC_SCODE_NOFABRIC:
  1440. case LSC_SCODE_FW_NOT_READY:
  1441. case LSC_SCODE_NOT_LOGGED_IN:
  1442. case LSC_SCODE_NOPCB:
  1443. case LSC_SCODE_ELS_REJECT:
  1444. case LSC_SCODE_CMD_PARAM_ERR:
  1445. case LSC_SCODE_NONPORT:
  1446. case LSC_SCODE_LOGGED_IN:
  1447. case LSC_SCODE_NOFLOGI_ACC:
  1448. default:
  1449. mb[0] = MBS_COMMAND_ERROR;
  1450. break;
  1451. }
  1452. } else {
  1453. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  1454. iop[0] = le32_to_cpu(lg->io_parameter[0]);
  1455. mb[0] = MBS_COMMAND_COMPLETE;
  1456. mb[1] = 0;
  1457. if (iop[0] & BIT_4) {
  1458. if (iop[0] & BIT_8)
  1459. mb[1] |= BIT_1;
  1460. } else
  1461. mb[1] = BIT_0;
  1462. /* Passback COS information. */
  1463. mb[10] = 0;
  1464. if (lg->io_parameter[7] || lg->io_parameter[8])
  1465. mb[10] |= BIT_0; /* Class 2. */
  1466. if (lg->io_parameter[9] || lg->io_parameter[10])
  1467. mb[10] |= BIT_1; /* Class 3. */
  1468. }
  1469. dma_pool_free(ha->s_dma_pool, lg, lg_dma);
  1470. return rval;
  1471. }
  1472. /*
  1473. * qla2x00_login_fabric
  1474. * Issue login fabric port mailbox command.
  1475. *
  1476. * Input:
  1477. * ha = adapter block pointer.
  1478. * loop_id = device loop ID.
  1479. * domain = device domain.
  1480. * area = device area.
  1481. * al_pa = device AL_PA.
  1482. * status = pointer for return status.
  1483. * opt = command options.
  1484. * TARGET_QUEUE_LOCK must be released.
  1485. * ADAPTER_STATE_LOCK must be released.
  1486. *
  1487. * Returns:
  1488. * qla2x00 local function return status code.
  1489. *
  1490. * Context:
  1491. * Kernel context.
  1492. */
  1493. int
  1494. qla2x00_login_fabric(scsi_qla_host_t *vha, uint16_t loop_id, uint8_t domain,
  1495. uint8_t area, uint8_t al_pa, uint16_t *mb, uint8_t opt)
  1496. {
  1497. int rval;
  1498. mbx_cmd_t mc;
  1499. mbx_cmd_t *mcp = &mc;
  1500. struct qla_hw_data *ha = vha->hw;
  1501. DEBUG11(printk("qla2x00_login_fabric(%ld): entered.\n", vha->host_no));
  1502. mcp->mb[0] = MBC_LOGIN_FABRIC_PORT;
  1503. mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0;
  1504. if (HAS_EXTENDED_IDS(ha)) {
  1505. mcp->mb[1] = loop_id;
  1506. mcp->mb[10] = opt;
  1507. mcp->out_mb |= MBX_10;
  1508. } else {
  1509. mcp->mb[1] = (loop_id << 8) | opt;
  1510. }
  1511. mcp->mb[2] = domain;
  1512. mcp->mb[3] = area << 8 | al_pa;
  1513. mcp->in_mb = MBX_7|MBX_6|MBX_2|MBX_1|MBX_0;
  1514. mcp->tov = (ha->login_timeout * 2) + (ha->login_timeout / 2);
  1515. mcp->flags = 0;
  1516. rval = qla2x00_mailbox_command(vha, mcp);
  1517. /* Return mailbox statuses. */
  1518. if (mb != NULL) {
  1519. mb[0] = mcp->mb[0];
  1520. mb[1] = mcp->mb[1];
  1521. mb[2] = mcp->mb[2];
  1522. mb[6] = mcp->mb[6];
  1523. mb[7] = mcp->mb[7];
  1524. /* COS retrieved from Get-Port-Database mailbox command. */
  1525. mb[10] = 0;
  1526. }
  1527. if (rval != QLA_SUCCESS) {
  1528. /* RLU tmp code: need to change main mailbox_command function to
  1529. * return ok even when the mailbox completion value is not
  1530. * SUCCESS. The caller needs to be responsible to interpret
  1531. * the return values of this mailbox command if we're not
  1532. * to change too much of the existing code.
  1533. */
  1534. if (mcp->mb[0] == 0x4001 || mcp->mb[0] == 0x4002 ||
  1535. mcp->mb[0] == 0x4003 || mcp->mb[0] == 0x4005 ||
  1536. mcp->mb[0] == 0x4006)
  1537. rval = QLA_SUCCESS;
  1538. /*EMPTY*/
  1539. DEBUG2_3_11(printk("qla2x00_login_fabric(%ld): failed=%x "
  1540. "mb[0]=%x mb[1]=%x mb[2]=%x.\n", vha->host_no, rval,
  1541. mcp->mb[0], mcp->mb[1], mcp->mb[2]));
  1542. } else {
  1543. /*EMPTY*/
  1544. DEBUG11(printk("qla2x00_login_fabric(%ld): done.\n",
  1545. vha->host_no));
  1546. }
  1547. return rval;
  1548. }
  1549. /*
  1550. * qla2x00_login_local_device
  1551. * Issue login loop port mailbox command.
  1552. *
  1553. * Input:
  1554. * ha = adapter block pointer.
  1555. * loop_id = device loop ID.
  1556. * opt = command options.
  1557. *
  1558. * Returns:
  1559. * Return status code.
  1560. *
  1561. * Context:
  1562. * Kernel context.
  1563. *
  1564. */
  1565. int
  1566. qla2x00_login_local_device(scsi_qla_host_t *vha, fc_port_t *fcport,
  1567. uint16_t *mb_ret, uint8_t opt)
  1568. {
  1569. int rval;
  1570. mbx_cmd_t mc;
  1571. mbx_cmd_t *mcp = &mc;
  1572. struct qla_hw_data *ha = vha->hw;
  1573. if (IS_FWI2_CAPABLE(ha))
  1574. return qla24xx_login_fabric(vha, fcport->loop_id,
  1575. fcport->d_id.b.domain, fcport->d_id.b.area,
  1576. fcport->d_id.b.al_pa, mb_ret, opt);
  1577. DEBUG3(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  1578. mcp->mb[0] = MBC_LOGIN_LOOP_PORT;
  1579. if (HAS_EXTENDED_IDS(ha))
  1580. mcp->mb[1] = fcport->loop_id;
  1581. else
  1582. mcp->mb[1] = fcport->loop_id << 8;
  1583. mcp->mb[2] = opt;
  1584. mcp->out_mb = MBX_2|MBX_1|MBX_0;
  1585. mcp->in_mb = MBX_7|MBX_6|MBX_1|MBX_0;
  1586. mcp->tov = (ha->login_timeout * 2) + (ha->login_timeout / 2);
  1587. mcp->flags = 0;
  1588. rval = qla2x00_mailbox_command(vha, mcp);
  1589. /* Return mailbox statuses. */
  1590. if (mb_ret != NULL) {
  1591. mb_ret[0] = mcp->mb[0];
  1592. mb_ret[1] = mcp->mb[1];
  1593. mb_ret[6] = mcp->mb[6];
  1594. mb_ret[7] = mcp->mb[7];
  1595. }
  1596. if (rval != QLA_SUCCESS) {
  1597. /* AV tmp code: need to change main mailbox_command function to
  1598. * return ok even when the mailbox completion value is not
  1599. * SUCCESS. The caller needs to be responsible to interpret
  1600. * the return values of this mailbox command if we're not
  1601. * to change too much of the existing code.
  1602. */
  1603. if (mcp->mb[0] == 0x4005 || mcp->mb[0] == 0x4006)
  1604. rval = QLA_SUCCESS;
  1605. DEBUG(printk("%s(%ld): failed=%x mb[0]=%x mb[1]=%x "
  1606. "mb[6]=%x mb[7]=%x.\n", __func__, vha->host_no, rval,
  1607. mcp->mb[0], mcp->mb[1], mcp->mb[6], mcp->mb[7]));
  1608. DEBUG2_3(printk("%s(%ld): failed=%x mb[0]=%x mb[1]=%x "
  1609. "mb[6]=%x mb[7]=%x.\n", __func__, vha->host_no, rval,
  1610. mcp->mb[0], mcp->mb[1], mcp->mb[6], mcp->mb[7]));
  1611. } else {
  1612. /*EMPTY*/
  1613. DEBUG3(printk("%s(%ld): done.\n", __func__, vha->host_no));
  1614. }
  1615. return (rval);
  1616. }
  1617. int
  1618. qla24xx_fabric_logout(scsi_qla_host_t *vha, uint16_t loop_id, uint8_t domain,
  1619. uint8_t area, uint8_t al_pa)
  1620. {
  1621. int rval;
  1622. struct logio_entry_24xx *lg;
  1623. dma_addr_t lg_dma;
  1624. struct qla_hw_data *ha = vha->hw;
  1625. struct req_que *req;
  1626. struct rsp_que *rsp;
  1627. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  1628. lg = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &lg_dma);
  1629. if (lg == NULL) {
  1630. DEBUG2_3(printk("%s(%ld): failed to allocate Logout IOCB.\n",
  1631. __func__, vha->host_no));
  1632. return QLA_MEMORY_ALLOC_FAILED;
  1633. }
  1634. memset(lg, 0, sizeof(struct logio_entry_24xx));
  1635. if (ql2xmaxqueues > 1)
  1636. req = ha->req_q_map[0];
  1637. else
  1638. req = vha->req;
  1639. rsp = req->rsp;
  1640. lg->entry_type = LOGINOUT_PORT_IOCB_TYPE;
  1641. lg->entry_count = 1;
  1642. lg->handle = MAKE_HANDLE(req->id, lg->handle);
  1643. lg->nport_handle = cpu_to_le16(loop_id);
  1644. lg->control_flags =
  1645. __constant_cpu_to_le16(LCF_COMMAND_LOGO|LCF_IMPL_LOGO);
  1646. lg->port_id[0] = al_pa;
  1647. lg->port_id[1] = area;
  1648. lg->port_id[2] = domain;
  1649. lg->vp_index = vha->vp_idx;
  1650. rval = qla2x00_issue_iocb(vha, lg, lg_dma, 0);
  1651. if (rval != QLA_SUCCESS) {
  1652. DEBUG2_3_11(printk("%s(%ld): failed to issue Logout IOCB "
  1653. "(%x).\n", __func__, vha->host_no, rval));
  1654. } else if (lg->entry_status != 0) {
  1655. DEBUG2_3_11(printk("%s(%ld): failed to complete IOCB "
  1656. "-- error status (%x).\n", __func__, vha->host_no,
  1657. lg->entry_status));
  1658. rval = QLA_FUNCTION_FAILED;
  1659. } else if (lg->comp_status != __constant_cpu_to_le16(CS_COMPLETE)) {
  1660. DEBUG2_3_11(printk("%s(%ld %d): failed to complete IOCB "
  1661. "-- completion status (%x) ioparam=%x/%x.\n", __func__,
  1662. vha->host_no, vha->vp_idx, le16_to_cpu(lg->comp_status),
  1663. le32_to_cpu(lg->io_parameter[0]),
  1664. le32_to_cpu(lg->io_parameter[1])));
  1665. } else {
  1666. /*EMPTY*/
  1667. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  1668. }
  1669. dma_pool_free(ha->s_dma_pool, lg, lg_dma);
  1670. return rval;
  1671. }
  1672. /*
  1673. * qla2x00_fabric_logout
  1674. * Issue logout fabric port mailbox command.
  1675. *
  1676. * Input:
  1677. * ha = adapter block pointer.
  1678. * loop_id = device loop ID.
  1679. * TARGET_QUEUE_LOCK must be released.
  1680. * ADAPTER_STATE_LOCK must be released.
  1681. *
  1682. * Returns:
  1683. * qla2x00 local function return status code.
  1684. *
  1685. * Context:
  1686. * Kernel context.
  1687. */
  1688. int
  1689. qla2x00_fabric_logout(scsi_qla_host_t *vha, uint16_t loop_id, uint8_t domain,
  1690. uint8_t area, uint8_t al_pa)
  1691. {
  1692. int rval;
  1693. mbx_cmd_t mc;
  1694. mbx_cmd_t *mcp = &mc;
  1695. DEBUG11(printk("qla2x00_fabric_logout(%ld): entered.\n",
  1696. vha->host_no));
  1697. mcp->mb[0] = MBC_LOGOUT_FABRIC_PORT;
  1698. mcp->out_mb = MBX_1|MBX_0;
  1699. if (HAS_EXTENDED_IDS(vha->hw)) {
  1700. mcp->mb[1] = loop_id;
  1701. mcp->mb[10] = 0;
  1702. mcp->out_mb |= MBX_10;
  1703. } else {
  1704. mcp->mb[1] = loop_id << 8;
  1705. }
  1706. mcp->in_mb = MBX_1|MBX_0;
  1707. mcp->tov = MBX_TOV_SECONDS;
  1708. mcp->flags = 0;
  1709. rval = qla2x00_mailbox_command(vha, mcp);
  1710. if (rval != QLA_SUCCESS) {
  1711. /*EMPTY*/
  1712. DEBUG2_3_11(printk("qla2x00_fabric_logout(%ld): failed=%x "
  1713. "mbx1=%x.\n", vha->host_no, rval, mcp->mb[1]));
  1714. } else {
  1715. /*EMPTY*/
  1716. DEBUG11(printk("qla2x00_fabric_logout(%ld): done.\n",
  1717. vha->host_no));
  1718. }
  1719. return rval;
  1720. }
  1721. /*
  1722. * qla2x00_full_login_lip
  1723. * Issue full login LIP mailbox command.
  1724. *
  1725. * Input:
  1726. * ha = adapter block pointer.
  1727. * TARGET_QUEUE_LOCK must be released.
  1728. * ADAPTER_STATE_LOCK must be released.
  1729. *
  1730. * Returns:
  1731. * qla2x00 local function return status code.
  1732. *
  1733. * Context:
  1734. * Kernel context.
  1735. */
  1736. int
  1737. qla2x00_full_login_lip(scsi_qla_host_t *vha)
  1738. {
  1739. int rval;
  1740. mbx_cmd_t mc;
  1741. mbx_cmd_t *mcp = &mc;
  1742. DEBUG11(printk("qla2x00_full_login_lip(%ld): entered.\n",
  1743. vha->host_no));
  1744. mcp->mb[0] = MBC_LIP_FULL_LOGIN;
  1745. mcp->mb[1] = IS_FWI2_CAPABLE(vha->hw) ? BIT_3 : 0;
  1746. mcp->mb[2] = 0;
  1747. mcp->mb[3] = 0;
  1748. mcp->out_mb = MBX_3|MBX_2|MBX_1|MBX_0;
  1749. mcp->in_mb = MBX_0;
  1750. mcp->tov = MBX_TOV_SECONDS;
  1751. mcp->flags = 0;
  1752. rval = qla2x00_mailbox_command(vha, mcp);
  1753. if (rval != QLA_SUCCESS) {
  1754. /*EMPTY*/
  1755. DEBUG2_3_11(printk("qla2x00_full_login_lip(%ld): failed=%x.\n",
  1756. vha->host_no, rval));
  1757. } else {
  1758. /*EMPTY*/
  1759. DEBUG11(printk("qla2x00_full_login_lip(%ld): done.\n",
  1760. vha->host_no));
  1761. }
  1762. return rval;
  1763. }
  1764. /*
  1765. * qla2x00_get_id_list
  1766. *
  1767. * Input:
  1768. * ha = adapter block pointer.
  1769. *
  1770. * Returns:
  1771. * qla2x00 local function return status code.
  1772. *
  1773. * Context:
  1774. * Kernel context.
  1775. */
  1776. int
  1777. qla2x00_get_id_list(scsi_qla_host_t *vha, void *id_list, dma_addr_t id_list_dma,
  1778. uint16_t *entries)
  1779. {
  1780. int rval;
  1781. mbx_cmd_t mc;
  1782. mbx_cmd_t *mcp = &mc;
  1783. DEBUG11(printk("qla2x00_get_id_list(%ld): entered.\n",
  1784. vha->host_no));
  1785. if (id_list == NULL)
  1786. return QLA_FUNCTION_FAILED;
  1787. mcp->mb[0] = MBC_GET_ID_LIST;
  1788. mcp->out_mb = MBX_0;
  1789. if (IS_FWI2_CAPABLE(vha->hw)) {
  1790. mcp->mb[2] = MSW(id_list_dma);
  1791. mcp->mb[3] = LSW(id_list_dma);
  1792. mcp->mb[6] = MSW(MSD(id_list_dma));
  1793. mcp->mb[7] = LSW(MSD(id_list_dma));
  1794. mcp->mb[8] = 0;
  1795. mcp->mb[9] = vha->vp_idx;
  1796. mcp->out_mb |= MBX_9|MBX_8|MBX_7|MBX_6|MBX_3|MBX_2;
  1797. } else {
  1798. mcp->mb[1] = MSW(id_list_dma);
  1799. mcp->mb[2] = LSW(id_list_dma);
  1800. mcp->mb[3] = MSW(MSD(id_list_dma));
  1801. mcp->mb[6] = LSW(MSD(id_list_dma));
  1802. mcp->out_mb |= MBX_6|MBX_3|MBX_2|MBX_1;
  1803. }
  1804. mcp->in_mb = MBX_1|MBX_0;
  1805. mcp->tov = MBX_TOV_SECONDS;
  1806. mcp->flags = 0;
  1807. rval = qla2x00_mailbox_command(vha, mcp);
  1808. if (rval != QLA_SUCCESS) {
  1809. /*EMPTY*/
  1810. DEBUG2_3_11(printk("qla2x00_get_id_list(%ld): failed=%x.\n",
  1811. vha->host_no, rval));
  1812. } else {
  1813. *entries = mcp->mb[1];
  1814. DEBUG11(printk("qla2x00_get_id_list(%ld): done.\n",
  1815. vha->host_no));
  1816. }
  1817. return rval;
  1818. }
  1819. /*
  1820. * qla2x00_get_resource_cnts
  1821. * Get current firmware resource counts.
  1822. *
  1823. * Input:
  1824. * ha = adapter block pointer.
  1825. *
  1826. * Returns:
  1827. * qla2x00 local function return status code.
  1828. *
  1829. * Context:
  1830. * Kernel context.
  1831. */
  1832. int
  1833. qla2x00_get_resource_cnts(scsi_qla_host_t *vha, uint16_t *cur_xchg_cnt,
  1834. uint16_t *orig_xchg_cnt, uint16_t *cur_iocb_cnt,
  1835. uint16_t *orig_iocb_cnt, uint16_t *max_npiv_vports, uint16_t *max_fcfs)
  1836. {
  1837. int rval;
  1838. mbx_cmd_t mc;
  1839. mbx_cmd_t *mcp = &mc;
  1840. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  1841. mcp->mb[0] = MBC_GET_RESOURCE_COUNTS;
  1842. mcp->out_mb = MBX_0;
  1843. mcp->in_mb = MBX_11|MBX_10|MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0;
  1844. if (IS_QLA81XX(vha->hw))
  1845. mcp->in_mb |= MBX_12;
  1846. mcp->tov = MBX_TOV_SECONDS;
  1847. mcp->flags = 0;
  1848. rval = qla2x00_mailbox_command(vha, mcp);
  1849. if (rval != QLA_SUCCESS) {
  1850. /*EMPTY*/
  1851. DEBUG2_3_11(printk("%s(%ld): failed = %x.\n", __func__,
  1852. vha->host_no, mcp->mb[0]));
  1853. } else {
  1854. DEBUG11(printk("%s(%ld): done. mb1=%x mb2=%x mb3=%x mb6=%x "
  1855. "mb7=%x mb10=%x mb11=%x mb12=%x.\n", __func__,
  1856. vha->host_no, mcp->mb[1], mcp->mb[2], mcp->mb[3],
  1857. mcp->mb[6], mcp->mb[7], mcp->mb[10], mcp->mb[11],
  1858. mcp->mb[12]));
  1859. if (cur_xchg_cnt)
  1860. *cur_xchg_cnt = mcp->mb[3];
  1861. if (orig_xchg_cnt)
  1862. *orig_xchg_cnt = mcp->mb[6];
  1863. if (cur_iocb_cnt)
  1864. *cur_iocb_cnt = mcp->mb[7];
  1865. if (orig_iocb_cnt)
  1866. *orig_iocb_cnt = mcp->mb[10];
  1867. if (vha->hw->flags.npiv_supported && max_npiv_vports)
  1868. *max_npiv_vports = mcp->mb[11];
  1869. if (IS_QLA81XX(vha->hw) && max_fcfs)
  1870. *max_fcfs = mcp->mb[12];
  1871. }
  1872. return (rval);
  1873. }
  1874. #if defined(QL_DEBUG_LEVEL_3)
  1875. /*
  1876. * qla2x00_get_fcal_position_map
  1877. * Get FCAL (LILP) position map using mailbox command
  1878. *
  1879. * Input:
  1880. * ha = adapter state pointer.
  1881. * pos_map = buffer pointer (can be NULL).
  1882. *
  1883. * Returns:
  1884. * qla2x00 local function return status code.
  1885. *
  1886. * Context:
  1887. * Kernel context.
  1888. */
  1889. int
  1890. qla2x00_get_fcal_position_map(scsi_qla_host_t *vha, char *pos_map)
  1891. {
  1892. int rval;
  1893. mbx_cmd_t mc;
  1894. mbx_cmd_t *mcp = &mc;
  1895. char *pmap;
  1896. dma_addr_t pmap_dma;
  1897. struct qla_hw_data *ha = vha->hw;
  1898. pmap = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &pmap_dma);
  1899. if (pmap == NULL) {
  1900. DEBUG2_3_11(printk("%s(%ld): **** Mem Alloc Failed ****",
  1901. __func__, vha->host_no));
  1902. return QLA_MEMORY_ALLOC_FAILED;
  1903. }
  1904. memset(pmap, 0, FCAL_MAP_SIZE);
  1905. mcp->mb[0] = MBC_GET_FC_AL_POSITION_MAP;
  1906. mcp->mb[2] = MSW(pmap_dma);
  1907. mcp->mb[3] = LSW(pmap_dma);
  1908. mcp->mb[6] = MSW(MSD(pmap_dma));
  1909. mcp->mb[7] = LSW(MSD(pmap_dma));
  1910. mcp->out_mb = MBX_7|MBX_6|MBX_3|MBX_2|MBX_0;
  1911. mcp->in_mb = MBX_1|MBX_0;
  1912. mcp->buf_size = FCAL_MAP_SIZE;
  1913. mcp->flags = MBX_DMA_IN;
  1914. mcp->tov = (ha->login_timeout * 2) + (ha->login_timeout / 2);
  1915. rval = qla2x00_mailbox_command(vha, mcp);
  1916. if (rval == QLA_SUCCESS) {
  1917. DEBUG11(printk("%s(%ld): (mb0=%x/mb1=%x) FC/AL Position Map "
  1918. "size (%x)\n", __func__, vha->host_no, mcp->mb[0],
  1919. mcp->mb[1], (unsigned)pmap[0]));
  1920. DEBUG11(qla2x00_dump_buffer(pmap, pmap[0] + 1));
  1921. if (pos_map)
  1922. memcpy(pos_map, pmap, FCAL_MAP_SIZE);
  1923. }
  1924. dma_pool_free(ha->s_dma_pool, pmap, pmap_dma);
  1925. if (rval != QLA_SUCCESS) {
  1926. DEBUG2_3_11(printk("%s(%ld): failed=%x.\n", __func__,
  1927. vha->host_no, rval));
  1928. } else {
  1929. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  1930. }
  1931. return rval;
  1932. }
  1933. #endif
  1934. /*
  1935. * qla2x00_get_link_status
  1936. *
  1937. * Input:
  1938. * ha = adapter block pointer.
  1939. * loop_id = device loop ID.
  1940. * ret_buf = pointer to link status return buffer.
  1941. *
  1942. * Returns:
  1943. * 0 = success.
  1944. * BIT_0 = mem alloc error.
  1945. * BIT_1 = mailbox error.
  1946. */
  1947. int
  1948. qla2x00_get_link_status(scsi_qla_host_t *vha, uint16_t loop_id,
  1949. struct link_statistics *stats, dma_addr_t stats_dma)
  1950. {
  1951. int rval;
  1952. mbx_cmd_t mc;
  1953. mbx_cmd_t *mcp = &mc;
  1954. uint32_t *siter, *diter, dwords;
  1955. struct qla_hw_data *ha = vha->hw;
  1956. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  1957. mcp->mb[0] = MBC_GET_LINK_STATUS;
  1958. mcp->mb[2] = MSW(stats_dma);
  1959. mcp->mb[3] = LSW(stats_dma);
  1960. mcp->mb[6] = MSW(MSD(stats_dma));
  1961. mcp->mb[7] = LSW(MSD(stats_dma));
  1962. mcp->out_mb = MBX_7|MBX_6|MBX_3|MBX_2|MBX_0;
  1963. mcp->in_mb = MBX_0;
  1964. if (IS_FWI2_CAPABLE(ha)) {
  1965. mcp->mb[1] = loop_id;
  1966. mcp->mb[4] = 0;
  1967. mcp->mb[10] = 0;
  1968. mcp->out_mb |= MBX_10|MBX_4|MBX_1;
  1969. mcp->in_mb |= MBX_1;
  1970. } else if (HAS_EXTENDED_IDS(ha)) {
  1971. mcp->mb[1] = loop_id;
  1972. mcp->mb[10] = 0;
  1973. mcp->out_mb |= MBX_10|MBX_1;
  1974. } else {
  1975. mcp->mb[1] = loop_id << 8;
  1976. mcp->out_mb |= MBX_1;
  1977. }
  1978. mcp->tov = MBX_TOV_SECONDS;
  1979. mcp->flags = IOCTL_CMD;
  1980. rval = qla2x00_mailbox_command(vha, mcp);
  1981. if (rval == QLA_SUCCESS) {
  1982. if (mcp->mb[0] != MBS_COMMAND_COMPLETE) {
  1983. DEBUG2_3_11(printk("%s(%ld): cmd failed. mbx0=%x.\n",
  1984. __func__, vha->host_no, mcp->mb[0]));
  1985. rval = QLA_FUNCTION_FAILED;
  1986. } else {
  1987. /* Copy over data -- firmware data is LE. */
  1988. dwords = offsetof(struct link_statistics, unused1) / 4;
  1989. siter = diter = &stats->link_fail_cnt;
  1990. while (dwords--)
  1991. *diter++ = le32_to_cpu(*siter++);
  1992. }
  1993. } else {
  1994. /* Failed. */
  1995. DEBUG2_3_11(printk("%s(%ld): failed=%x.\n", __func__,
  1996. vha->host_no, rval));
  1997. }
  1998. return rval;
  1999. }
  2000. int
  2001. qla24xx_get_isp_stats(scsi_qla_host_t *vha, struct link_statistics *stats,
  2002. dma_addr_t stats_dma)
  2003. {
  2004. int rval;
  2005. mbx_cmd_t mc;
  2006. mbx_cmd_t *mcp = &mc;
  2007. uint32_t *siter, *diter, dwords;
  2008. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  2009. mcp->mb[0] = MBC_GET_LINK_PRIV_STATS;
  2010. mcp->mb[2] = MSW(stats_dma);
  2011. mcp->mb[3] = LSW(stats_dma);
  2012. mcp->mb[6] = MSW(MSD(stats_dma));
  2013. mcp->mb[7] = LSW(MSD(stats_dma));
  2014. mcp->mb[8] = sizeof(struct link_statistics) / 4;
  2015. mcp->mb[9] = vha->vp_idx;
  2016. mcp->mb[10] = 0;
  2017. mcp->out_mb = MBX_10|MBX_9|MBX_8|MBX_7|MBX_6|MBX_3|MBX_2|MBX_0;
  2018. mcp->in_mb = MBX_2|MBX_1|MBX_0;
  2019. mcp->tov = MBX_TOV_SECONDS;
  2020. mcp->flags = IOCTL_CMD;
  2021. rval = qla2x00_mailbox_command(vha, mcp);
  2022. if (rval == QLA_SUCCESS) {
  2023. if (mcp->mb[0] != MBS_COMMAND_COMPLETE) {
  2024. DEBUG2_3_11(printk("%s(%ld): cmd failed. mbx0=%x.\n",
  2025. __func__, vha->host_no, mcp->mb[0]));
  2026. rval = QLA_FUNCTION_FAILED;
  2027. } else {
  2028. /* Copy over data -- firmware data is LE. */
  2029. dwords = sizeof(struct link_statistics) / 4;
  2030. siter = diter = &stats->link_fail_cnt;
  2031. while (dwords--)
  2032. *diter++ = le32_to_cpu(*siter++);
  2033. }
  2034. } else {
  2035. /* Failed. */
  2036. DEBUG2_3_11(printk("%s(%ld): failed=%x.\n", __func__,
  2037. vha->host_no, rval));
  2038. }
  2039. return rval;
  2040. }
  2041. int
  2042. qla24xx_abort_command(srb_t *sp)
  2043. {
  2044. int rval;
  2045. unsigned long flags = 0;
  2046. struct abort_entry_24xx *abt;
  2047. dma_addr_t abt_dma;
  2048. uint32_t handle;
  2049. fc_port_t *fcport = sp->fcport;
  2050. struct scsi_qla_host *vha = fcport->vha;
  2051. struct qla_hw_data *ha = vha->hw;
  2052. struct req_que *req = vha->req;
  2053. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  2054. spin_lock_irqsave(&ha->hardware_lock, flags);
  2055. for (handle = 1; handle < MAX_OUTSTANDING_COMMANDS; handle++) {
  2056. if (req->outstanding_cmds[handle] == sp)
  2057. break;
  2058. }
  2059. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  2060. if (handle == MAX_OUTSTANDING_COMMANDS) {
  2061. /* Command not found. */
  2062. return QLA_FUNCTION_FAILED;
  2063. }
  2064. abt = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &abt_dma);
  2065. if (abt == NULL) {
  2066. DEBUG2_3(printk("%s(%ld): failed to allocate Abort IOCB.\n",
  2067. __func__, vha->host_no));
  2068. return QLA_MEMORY_ALLOC_FAILED;
  2069. }
  2070. memset(abt, 0, sizeof(struct abort_entry_24xx));
  2071. abt->entry_type = ABORT_IOCB_TYPE;
  2072. abt->entry_count = 1;
  2073. abt->handle = MAKE_HANDLE(req->id, abt->handle);
  2074. abt->nport_handle = cpu_to_le16(fcport->loop_id);
  2075. abt->handle_to_abort = handle;
  2076. abt->port_id[0] = fcport->d_id.b.al_pa;
  2077. abt->port_id[1] = fcport->d_id.b.area;
  2078. abt->port_id[2] = fcport->d_id.b.domain;
  2079. abt->vp_index = fcport->vp_idx;
  2080. abt->req_que_no = cpu_to_le16(req->id);
  2081. rval = qla2x00_issue_iocb(vha, abt, abt_dma, 0);
  2082. if (rval != QLA_SUCCESS) {
  2083. DEBUG2_3_11(printk("%s(%ld): failed to issue IOCB (%x).\n",
  2084. __func__, vha->host_no, rval));
  2085. } else if (abt->entry_status != 0) {
  2086. DEBUG2_3_11(printk("%s(%ld): failed to complete IOCB "
  2087. "-- error status (%x).\n", __func__, vha->host_no,
  2088. abt->entry_status));
  2089. rval = QLA_FUNCTION_FAILED;
  2090. } else if (abt->nport_handle != __constant_cpu_to_le16(0)) {
  2091. DEBUG2_3_11(printk("%s(%ld): failed to complete IOCB "
  2092. "-- completion status (%x).\n", __func__, vha->host_no,
  2093. le16_to_cpu(abt->nport_handle)));
  2094. rval = QLA_FUNCTION_FAILED;
  2095. } else {
  2096. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  2097. }
  2098. dma_pool_free(ha->s_dma_pool, abt, abt_dma);
  2099. return rval;
  2100. }
  2101. struct tsk_mgmt_cmd {
  2102. union {
  2103. struct tsk_mgmt_entry tsk;
  2104. struct sts_entry_24xx sts;
  2105. } p;
  2106. };
  2107. static int
  2108. __qla24xx_issue_tmf(char *name, uint32_t type, struct fc_port *fcport,
  2109. unsigned int l, int tag)
  2110. {
  2111. int rval, rval2;
  2112. struct tsk_mgmt_cmd *tsk;
  2113. struct sts_entry_24xx *sts;
  2114. dma_addr_t tsk_dma;
  2115. scsi_qla_host_t *vha;
  2116. struct qla_hw_data *ha;
  2117. struct req_que *req;
  2118. struct rsp_que *rsp;
  2119. DEBUG11(printk("%s(%ld): entered.\n", __func__, fcport->vha->host_no));
  2120. vha = fcport->vha;
  2121. ha = vha->hw;
  2122. req = vha->req;
  2123. if (ha->flags.cpu_affinity_enabled)
  2124. rsp = ha->rsp_q_map[tag + 1];
  2125. else
  2126. rsp = req->rsp;
  2127. tsk = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &tsk_dma);
  2128. if (tsk == NULL) {
  2129. DEBUG2_3(printk("%s(%ld): failed to allocate Task Management "
  2130. "IOCB.\n", __func__, vha->host_no));
  2131. return QLA_MEMORY_ALLOC_FAILED;
  2132. }
  2133. memset(tsk, 0, sizeof(struct tsk_mgmt_cmd));
  2134. tsk->p.tsk.entry_type = TSK_MGMT_IOCB_TYPE;
  2135. tsk->p.tsk.entry_count = 1;
  2136. tsk->p.tsk.handle = MAKE_HANDLE(req->id, tsk->p.tsk.handle);
  2137. tsk->p.tsk.nport_handle = cpu_to_le16(fcport->loop_id);
  2138. tsk->p.tsk.timeout = cpu_to_le16(ha->r_a_tov / 10 * 2);
  2139. tsk->p.tsk.control_flags = cpu_to_le32(type);
  2140. tsk->p.tsk.port_id[0] = fcport->d_id.b.al_pa;
  2141. tsk->p.tsk.port_id[1] = fcport->d_id.b.area;
  2142. tsk->p.tsk.port_id[2] = fcport->d_id.b.domain;
  2143. tsk->p.tsk.vp_index = fcport->vp_idx;
  2144. if (type == TCF_LUN_RESET) {
  2145. int_to_scsilun(l, &tsk->p.tsk.lun);
  2146. host_to_fcp_swap((uint8_t *)&tsk->p.tsk.lun,
  2147. sizeof(tsk->p.tsk.lun));
  2148. }
  2149. sts = &tsk->p.sts;
  2150. rval = qla2x00_issue_iocb(vha, tsk, tsk_dma, 0);
  2151. if (rval != QLA_SUCCESS) {
  2152. DEBUG2_3_11(printk("%s(%ld): failed to issue %s Reset IOCB "
  2153. "(%x).\n", __func__, vha->host_no, name, rval));
  2154. } else if (sts->entry_status != 0) {
  2155. DEBUG2_3_11(printk("%s(%ld): failed to complete IOCB "
  2156. "-- error status (%x).\n", __func__, vha->host_no,
  2157. sts->entry_status));
  2158. rval = QLA_FUNCTION_FAILED;
  2159. } else if (sts->comp_status !=
  2160. __constant_cpu_to_le16(CS_COMPLETE)) {
  2161. DEBUG2_3_11(printk("%s(%ld): failed to complete IOCB "
  2162. "-- completion status (%x).\n", __func__,
  2163. vha->host_no, le16_to_cpu(sts->comp_status)));
  2164. rval = QLA_FUNCTION_FAILED;
  2165. } else if (!(le16_to_cpu(sts->scsi_status) &
  2166. SS_RESPONSE_INFO_LEN_VALID)) {
  2167. DEBUG2_3_11(printk("%s(%ld): failed to complete IOCB "
  2168. "-- no response info (%x).\n", __func__, vha->host_no,
  2169. le16_to_cpu(sts->scsi_status)));
  2170. rval = QLA_FUNCTION_FAILED;
  2171. } else if (le32_to_cpu(sts->rsp_data_len) < 4) {
  2172. DEBUG2_3_11(printk("%s(%ld): failed to complete IOCB "
  2173. "-- not enough response info (%d).\n", __func__,
  2174. vha->host_no, le32_to_cpu(sts->rsp_data_len)));
  2175. rval = QLA_FUNCTION_FAILED;
  2176. } else if (sts->data[3]) {
  2177. DEBUG2_3_11(printk("%s(%ld): failed to complete IOCB "
  2178. "-- response (%x).\n", __func__,
  2179. vha->host_no, sts->data[3]));
  2180. rval = QLA_FUNCTION_FAILED;
  2181. }
  2182. /* Issue marker IOCB. */
  2183. rval2 = qla2x00_marker(vha, req, rsp, fcport->loop_id, l,
  2184. type == TCF_LUN_RESET ? MK_SYNC_ID_LUN: MK_SYNC_ID);
  2185. if (rval2 != QLA_SUCCESS) {
  2186. DEBUG2_3_11(printk("%s(%ld): failed to issue Marker IOCB "
  2187. "(%x).\n", __func__, vha->host_no, rval2));
  2188. } else {
  2189. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  2190. }
  2191. dma_pool_free(ha->s_dma_pool, tsk, tsk_dma);
  2192. return rval;
  2193. }
  2194. int
  2195. qla24xx_abort_target(struct fc_port *fcport, unsigned int l, int tag)
  2196. {
  2197. struct qla_hw_data *ha = fcport->vha->hw;
  2198. if ((ql2xasynctmfenable) && IS_FWI2_CAPABLE(ha))
  2199. return qla2x00_async_tm_cmd(fcport, TCF_TARGET_RESET, l, tag);
  2200. return __qla24xx_issue_tmf("Target", TCF_TARGET_RESET, fcport, l, tag);
  2201. }
  2202. int
  2203. qla24xx_lun_reset(struct fc_port *fcport, unsigned int l, int tag)
  2204. {
  2205. struct qla_hw_data *ha = fcport->vha->hw;
  2206. if ((ql2xasynctmfenable) && IS_FWI2_CAPABLE(ha))
  2207. return qla2x00_async_tm_cmd(fcport, TCF_LUN_RESET, l, tag);
  2208. return __qla24xx_issue_tmf("Lun", TCF_LUN_RESET, fcport, l, tag);
  2209. }
  2210. int
  2211. qla2x00_system_error(scsi_qla_host_t *vha)
  2212. {
  2213. int rval;
  2214. mbx_cmd_t mc;
  2215. mbx_cmd_t *mcp = &mc;
  2216. struct qla_hw_data *ha = vha->hw;
  2217. if (!IS_QLA23XX(ha) && !IS_FWI2_CAPABLE(ha))
  2218. return QLA_FUNCTION_FAILED;
  2219. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  2220. mcp->mb[0] = MBC_GEN_SYSTEM_ERROR;
  2221. mcp->out_mb = MBX_0;
  2222. mcp->in_mb = MBX_0;
  2223. mcp->tov = 5;
  2224. mcp->flags = 0;
  2225. rval = qla2x00_mailbox_command(vha, mcp);
  2226. if (rval != QLA_SUCCESS) {
  2227. DEBUG2_3_11(printk("%s(%ld): failed=%x.\n", __func__,
  2228. vha->host_no, rval));
  2229. } else {
  2230. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  2231. }
  2232. return rval;
  2233. }
  2234. /**
  2235. * qla2x00_set_serdes_params() -
  2236. * @ha: HA context
  2237. *
  2238. * Returns
  2239. */
  2240. int
  2241. qla2x00_set_serdes_params(scsi_qla_host_t *vha, uint16_t sw_em_1g,
  2242. uint16_t sw_em_2g, uint16_t sw_em_4g)
  2243. {
  2244. int rval;
  2245. mbx_cmd_t mc;
  2246. mbx_cmd_t *mcp = &mc;
  2247. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  2248. mcp->mb[0] = MBC_SERDES_PARAMS;
  2249. mcp->mb[1] = BIT_0;
  2250. mcp->mb[2] = sw_em_1g | BIT_15;
  2251. mcp->mb[3] = sw_em_2g | BIT_15;
  2252. mcp->mb[4] = sw_em_4g | BIT_15;
  2253. mcp->out_mb = MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  2254. mcp->in_mb = MBX_0;
  2255. mcp->tov = MBX_TOV_SECONDS;
  2256. mcp->flags = 0;
  2257. rval = qla2x00_mailbox_command(vha, mcp);
  2258. if (rval != QLA_SUCCESS) {
  2259. /*EMPTY*/
  2260. DEBUG2_3_11(printk("%s(%ld): failed=%x (%x).\n", __func__,
  2261. vha->host_no, rval, mcp->mb[0]));
  2262. } else {
  2263. /*EMPTY*/
  2264. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  2265. }
  2266. return rval;
  2267. }
  2268. int
  2269. qla2x00_stop_firmware(scsi_qla_host_t *vha)
  2270. {
  2271. int rval;
  2272. mbx_cmd_t mc;
  2273. mbx_cmd_t *mcp = &mc;
  2274. if (!IS_FWI2_CAPABLE(vha->hw))
  2275. return QLA_FUNCTION_FAILED;
  2276. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  2277. mcp->mb[0] = MBC_STOP_FIRMWARE;
  2278. mcp->out_mb = MBX_0;
  2279. mcp->in_mb = MBX_0;
  2280. mcp->tov = 5;
  2281. mcp->flags = 0;
  2282. rval = qla2x00_mailbox_command(vha, mcp);
  2283. if (rval != QLA_SUCCESS) {
  2284. DEBUG2_3_11(printk("%s(%ld): failed=%x.\n", __func__,
  2285. vha->host_no, rval));
  2286. if (mcp->mb[0] == MBS_INVALID_COMMAND)
  2287. rval = QLA_INVALID_COMMAND;
  2288. } else {
  2289. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  2290. }
  2291. return rval;
  2292. }
  2293. int
  2294. qla2x00_enable_eft_trace(scsi_qla_host_t *vha, dma_addr_t eft_dma,
  2295. uint16_t buffers)
  2296. {
  2297. int rval;
  2298. mbx_cmd_t mc;
  2299. mbx_cmd_t *mcp = &mc;
  2300. if (!IS_FWI2_CAPABLE(vha->hw))
  2301. return QLA_FUNCTION_FAILED;
  2302. if (unlikely(pci_channel_offline(vha->hw->pdev)))
  2303. return QLA_FUNCTION_FAILED;
  2304. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  2305. mcp->mb[0] = MBC_TRACE_CONTROL;
  2306. mcp->mb[1] = TC_EFT_ENABLE;
  2307. mcp->mb[2] = LSW(eft_dma);
  2308. mcp->mb[3] = MSW(eft_dma);
  2309. mcp->mb[4] = LSW(MSD(eft_dma));
  2310. mcp->mb[5] = MSW(MSD(eft_dma));
  2311. mcp->mb[6] = buffers;
  2312. mcp->mb[7] = TC_AEN_DISABLE;
  2313. mcp->out_mb = MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  2314. mcp->in_mb = MBX_1|MBX_0;
  2315. mcp->tov = MBX_TOV_SECONDS;
  2316. mcp->flags = 0;
  2317. rval = qla2x00_mailbox_command(vha, mcp);
  2318. if (rval != QLA_SUCCESS) {
  2319. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=%x mb[1]=%x.\n",
  2320. __func__, vha->host_no, rval, mcp->mb[0], mcp->mb[1]));
  2321. } else {
  2322. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  2323. }
  2324. return rval;
  2325. }
  2326. int
  2327. qla2x00_disable_eft_trace(scsi_qla_host_t *vha)
  2328. {
  2329. int rval;
  2330. mbx_cmd_t mc;
  2331. mbx_cmd_t *mcp = &mc;
  2332. if (!IS_FWI2_CAPABLE(vha->hw))
  2333. return QLA_FUNCTION_FAILED;
  2334. if (unlikely(pci_channel_offline(vha->hw->pdev)))
  2335. return QLA_FUNCTION_FAILED;
  2336. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  2337. mcp->mb[0] = MBC_TRACE_CONTROL;
  2338. mcp->mb[1] = TC_EFT_DISABLE;
  2339. mcp->out_mb = MBX_1|MBX_0;
  2340. mcp->in_mb = MBX_1|MBX_0;
  2341. mcp->tov = MBX_TOV_SECONDS;
  2342. mcp->flags = 0;
  2343. rval = qla2x00_mailbox_command(vha, mcp);
  2344. if (rval != QLA_SUCCESS) {
  2345. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=%x mb[1]=%x.\n",
  2346. __func__, vha->host_no, rval, mcp->mb[0], mcp->mb[1]));
  2347. } else {
  2348. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  2349. }
  2350. return rval;
  2351. }
  2352. int
  2353. qla2x00_enable_fce_trace(scsi_qla_host_t *vha, dma_addr_t fce_dma,
  2354. uint16_t buffers, uint16_t *mb, uint32_t *dwords)
  2355. {
  2356. int rval;
  2357. mbx_cmd_t mc;
  2358. mbx_cmd_t *mcp = &mc;
  2359. if (!IS_QLA25XX(vha->hw) && !IS_QLA81XX(vha->hw))
  2360. return QLA_FUNCTION_FAILED;
  2361. if (unlikely(pci_channel_offline(vha->hw->pdev)))
  2362. return QLA_FUNCTION_FAILED;
  2363. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  2364. mcp->mb[0] = MBC_TRACE_CONTROL;
  2365. mcp->mb[1] = TC_FCE_ENABLE;
  2366. mcp->mb[2] = LSW(fce_dma);
  2367. mcp->mb[3] = MSW(fce_dma);
  2368. mcp->mb[4] = LSW(MSD(fce_dma));
  2369. mcp->mb[5] = MSW(MSD(fce_dma));
  2370. mcp->mb[6] = buffers;
  2371. mcp->mb[7] = TC_AEN_DISABLE;
  2372. mcp->mb[8] = 0;
  2373. mcp->mb[9] = TC_FCE_DEFAULT_RX_SIZE;
  2374. mcp->mb[10] = TC_FCE_DEFAULT_TX_SIZE;
  2375. mcp->out_mb = MBX_10|MBX_9|MBX_8|MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|
  2376. MBX_1|MBX_0;
  2377. mcp->in_mb = MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  2378. mcp->tov = MBX_TOV_SECONDS;
  2379. mcp->flags = 0;
  2380. rval = qla2x00_mailbox_command(vha, mcp);
  2381. if (rval != QLA_SUCCESS) {
  2382. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=%x mb[1]=%x.\n",
  2383. __func__, vha->host_no, rval, mcp->mb[0], mcp->mb[1]));
  2384. } else {
  2385. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  2386. if (mb)
  2387. memcpy(mb, mcp->mb, 8 * sizeof(*mb));
  2388. if (dwords)
  2389. *dwords = buffers;
  2390. }
  2391. return rval;
  2392. }
  2393. int
  2394. qla2x00_disable_fce_trace(scsi_qla_host_t *vha, uint64_t *wr, uint64_t *rd)
  2395. {
  2396. int rval;
  2397. mbx_cmd_t mc;
  2398. mbx_cmd_t *mcp = &mc;
  2399. if (!IS_FWI2_CAPABLE(vha->hw))
  2400. return QLA_FUNCTION_FAILED;
  2401. if (unlikely(pci_channel_offline(vha->hw->pdev)))
  2402. return QLA_FUNCTION_FAILED;
  2403. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  2404. mcp->mb[0] = MBC_TRACE_CONTROL;
  2405. mcp->mb[1] = TC_FCE_DISABLE;
  2406. mcp->mb[2] = TC_FCE_DISABLE_TRACE;
  2407. mcp->out_mb = MBX_2|MBX_1|MBX_0;
  2408. mcp->in_mb = MBX_9|MBX_8|MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|
  2409. MBX_1|MBX_0;
  2410. mcp->tov = MBX_TOV_SECONDS;
  2411. mcp->flags = 0;
  2412. rval = qla2x00_mailbox_command(vha, mcp);
  2413. if (rval != QLA_SUCCESS) {
  2414. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=%x mb[1]=%x.\n",
  2415. __func__, vha->host_no, rval, mcp->mb[0], mcp->mb[1]));
  2416. } else {
  2417. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  2418. if (wr)
  2419. *wr = (uint64_t) mcp->mb[5] << 48 |
  2420. (uint64_t) mcp->mb[4] << 32 |
  2421. (uint64_t) mcp->mb[3] << 16 |
  2422. (uint64_t) mcp->mb[2];
  2423. if (rd)
  2424. *rd = (uint64_t) mcp->mb[9] << 48 |
  2425. (uint64_t) mcp->mb[8] << 32 |
  2426. (uint64_t) mcp->mb[7] << 16 |
  2427. (uint64_t) mcp->mb[6];
  2428. }
  2429. return rval;
  2430. }
  2431. int
  2432. qla2x00_read_sfp(scsi_qla_host_t *vha, dma_addr_t sfp_dma, uint16_t addr,
  2433. uint16_t off, uint16_t count)
  2434. {
  2435. int rval;
  2436. mbx_cmd_t mc;
  2437. mbx_cmd_t *mcp = &mc;
  2438. if (!IS_FWI2_CAPABLE(vha->hw))
  2439. return QLA_FUNCTION_FAILED;
  2440. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  2441. mcp->mb[0] = MBC_READ_SFP;
  2442. mcp->mb[1] = addr;
  2443. mcp->mb[2] = MSW(sfp_dma);
  2444. mcp->mb[3] = LSW(sfp_dma);
  2445. mcp->mb[6] = MSW(MSD(sfp_dma));
  2446. mcp->mb[7] = LSW(MSD(sfp_dma));
  2447. mcp->mb[8] = count;
  2448. mcp->mb[9] = off;
  2449. mcp->mb[10] = 0;
  2450. mcp->out_mb = MBX_10|MBX_9|MBX_8|MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0;
  2451. mcp->in_mb = MBX_0;
  2452. mcp->tov = MBX_TOV_SECONDS;
  2453. mcp->flags = 0;
  2454. rval = qla2x00_mailbox_command(vha, mcp);
  2455. if (rval != QLA_SUCCESS) {
  2456. DEBUG2_3_11(printk("%s(%ld): failed=%x (%x).\n", __func__,
  2457. vha->host_no, rval, mcp->mb[0]));
  2458. } else {
  2459. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  2460. }
  2461. return rval;
  2462. }
  2463. int
  2464. qla2x00_get_idma_speed(scsi_qla_host_t *vha, uint16_t loop_id,
  2465. uint16_t *port_speed, uint16_t *mb)
  2466. {
  2467. int rval;
  2468. mbx_cmd_t mc;
  2469. mbx_cmd_t *mcp = &mc;
  2470. if (!IS_IIDMA_CAPABLE(vha->hw))
  2471. return QLA_FUNCTION_FAILED;
  2472. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  2473. mcp->mb[0] = MBC_PORT_PARAMS;
  2474. mcp->mb[1] = loop_id;
  2475. mcp->mb[2] = mcp->mb[3] = 0;
  2476. mcp->mb[9] = vha->vp_idx;
  2477. mcp->out_mb = MBX_9|MBX_3|MBX_2|MBX_1|MBX_0;
  2478. mcp->in_mb = MBX_3|MBX_1|MBX_0;
  2479. mcp->tov = MBX_TOV_SECONDS;
  2480. mcp->flags = 0;
  2481. rval = qla2x00_mailbox_command(vha, mcp);
  2482. /* Return mailbox statuses. */
  2483. if (mb != NULL) {
  2484. mb[0] = mcp->mb[0];
  2485. mb[1] = mcp->mb[1];
  2486. mb[3] = mcp->mb[3];
  2487. }
  2488. if (rval != QLA_SUCCESS) {
  2489. DEBUG2_3_11(printk("%s(%ld): failed=%x.\n", __func__,
  2490. vha->host_no, rval));
  2491. } else {
  2492. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  2493. if (port_speed)
  2494. *port_speed = mcp->mb[3];
  2495. }
  2496. return rval;
  2497. }
  2498. int
  2499. qla2x00_set_idma_speed(scsi_qla_host_t *vha, uint16_t loop_id,
  2500. uint16_t port_speed, uint16_t *mb)
  2501. {
  2502. int rval;
  2503. mbx_cmd_t mc;
  2504. mbx_cmd_t *mcp = &mc;
  2505. if (!IS_IIDMA_CAPABLE(vha->hw))
  2506. return QLA_FUNCTION_FAILED;
  2507. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  2508. mcp->mb[0] = MBC_PORT_PARAMS;
  2509. mcp->mb[1] = loop_id;
  2510. mcp->mb[2] = BIT_0;
  2511. if (IS_QLA8XXX_TYPE(vha->hw))
  2512. mcp->mb[3] = port_speed & (BIT_5|BIT_4|BIT_3|BIT_2|BIT_1|BIT_0);
  2513. else
  2514. mcp->mb[3] = port_speed & (BIT_2|BIT_1|BIT_0);
  2515. mcp->mb[9] = vha->vp_idx;
  2516. mcp->out_mb = MBX_9|MBX_3|MBX_2|MBX_1|MBX_0;
  2517. mcp->in_mb = MBX_3|MBX_1|MBX_0;
  2518. mcp->tov = MBX_TOV_SECONDS;
  2519. mcp->flags = 0;
  2520. rval = qla2x00_mailbox_command(vha, mcp);
  2521. /* Return mailbox statuses. */
  2522. if (mb != NULL) {
  2523. mb[0] = mcp->mb[0];
  2524. mb[1] = mcp->mb[1];
  2525. mb[3] = mcp->mb[3];
  2526. }
  2527. if (rval != QLA_SUCCESS) {
  2528. DEBUG2_3_11(printk("%s(%ld): failed=%x.\n", __func__,
  2529. vha->host_no, rval));
  2530. } else {
  2531. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  2532. }
  2533. return rval;
  2534. }
  2535. void
  2536. qla24xx_report_id_acquisition(scsi_qla_host_t *vha,
  2537. struct vp_rpt_id_entry_24xx *rptid_entry)
  2538. {
  2539. uint8_t vp_idx;
  2540. uint16_t stat = le16_to_cpu(rptid_entry->vp_idx);
  2541. struct qla_hw_data *ha = vha->hw;
  2542. scsi_qla_host_t *vp;
  2543. scsi_qla_host_t *tvp;
  2544. if (rptid_entry->entry_status != 0)
  2545. return;
  2546. if (rptid_entry->format == 0) {
  2547. DEBUG15(printk("%s:format 0 : scsi(%ld) number of VPs setup %d,"
  2548. " number of VPs acquired %d\n", __func__, vha->host_no,
  2549. MSB(le16_to_cpu(rptid_entry->vp_count)),
  2550. LSB(le16_to_cpu(rptid_entry->vp_count))));
  2551. DEBUG15(printk("%s primary port id %02x%02x%02x\n", __func__,
  2552. rptid_entry->port_id[2], rptid_entry->port_id[1],
  2553. rptid_entry->port_id[0]));
  2554. } else if (rptid_entry->format == 1) {
  2555. vp_idx = LSB(stat);
  2556. DEBUG15(printk("%s:format 1: scsi(%ld): VP[%d] enabled "
  2557. "- status %d - "
  2558. "with port id %02x%02x%02x\n", __func__, vha->host_no,
  2559. vp_idx, MSB(stat),
  2560. rptid_entry->port_id[2], rptid_entry->port_id[1],
  2561. rptid_entry->port_id[0]));
  2562. vp = vha;
  2563. if (vp_idx == 0 && (MSB(stat) != 1))
  2564. goto reg_needed;
  2565. if (MSB(stat) == 1) {
  2566. DEBUG2(printk("scsi(%ld): Could not acquire ID for "
  2567. "VP[%d].\n", vha->host_no, vp_idx));
  2568. return;
  2569. }
  2570. list_for_each_entry_safe(vp, tvp, &ha->vp_list, list)
  2571. if (vp_idx == vp->vp_idx)
  2572. break;
  2573. if (!vp)
  2574. return;
  2575. vp->d_id.b.domain = rptid_entry->port_id[2];
  2576. vp->d_id.b.area = rptid_entry->port_id[1];
  2577. vp->d_id.b.al_pa = rptid_entry->port_id[0];
  2578. /*
  2579. * Cannot configure here as we are still sitting on the
  2580. * response queue. Handle it in dpc context.
  2581. */
  2582. set_bit(VP_IDX_ACQUIRED, &vp->vp_flags);
  2583. reg_needed:
  2584. set_bit(REGISTER_FC4_NEEDED, &vp->dpc_flags);
  2585. set_bit(REGISTER_FDMI_NEEDED, &vp->dpc_flags);
  2586. set_bit(VP_DPC_NEEDED, &vha->dpc_flags);
  2587. qla2xxx_wake_dpc(vha);
  2588. }
  2589. }
  2590. /*
  2591. * qla24xx_modify_vp_config
  2592. * Change VP configuration for vha
  2593. *
  2594. * Input:
  2595. * vha = adapter block pointer.
  2596. *
  2597. * Returns:
  2598. * qla2xxx local function return status code.
  2599. *
  2600. * Context:
  2601. * Kernel context.
  2602. */
  2603. int
  2604. qla24xx_modify_vp_config(scsi_qla_host_t *vha)
  2605. {
  2606. int rval;
  2607. struct vp_config_entry_24xx *vpmod;
  2608. dma_addr_t vpmod_dma;
  2609. struct qla_hw_data *ha = vha->hw;
  2610. struct scsi_qla_host *base_vha = pci_get_drvdata(ha->pdev);
  2611. /* This can be called by the parent */
  2612. vpmod = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &vpmod_dma);
  2613. if (!vpmod) {
  2614. DEBUG2_3(printk("%s(%ld): failed to allocate Modify VP "
  2615. "IOCB.\n", __func__, vha->host_no));
  2616. return QLA_MEMORY_ALLOC_FAILED;
  2617. }
  2618. memset(vpmod, 0, sizeof(struct vp_config_entry_24xx));
  2619. vpmod->entry_type = VP_CONFIG_IOCB_TYPE;
  2620. vpmod->entry_count = 1;
  2621. vpmod->command = VCT_COMMAND_MOD_ENABLE_VPS;
  2622. vpmod->vp_count = 1;
  2623. vpmod->vp_index1 = vha->vp_idx;
  2624. vpmod->options_idx1 = BIT_3|BIT_4|BIT_5;
  2625. memcpy(vpmod->node_name_idx1, vha->node_name, WWN_SIZE);
  2626. memcpy(vpmod->port_name_idx1, vha->port_name, WWN_SIZE);
  2627. vpmod->entry_count = 1;
  2628. rval = qla2x00_issue_iocb(base_vha, vpmod, vpmod_dma, 0);
  2629. if (rval != QLA_SUCCESS) {
  2630. DEBUG2_3_11(printk("%s(%ld): failed to issue VP config IOCB"
  2631. "(%x).\n", __func__, base_vha->host_no, rval));
  2632. } else if (vpmod->comp_status != 0) {
  2633. DEBUG2_3_11(printk("%s(%ld): failed to complete IOCB "
  2634. "-- error status (%x).\n", __func__, base_vha->host_no,
  2635. vpmod->comp_status));
  2636. rval = QLA_FUNCTION_FAILED;
  2637. } else if (vpmod->comp_status != __constant_cpu_to_le16(CS_COMPLETE)) {
  2638. DEBUG2_3_11(printk("%s(%ld): failed to complete IOCB "
  2639. "-- completion status (%x).\n", __func__, base_vha->host_no,
  2640. le16_to_cpu(vpmod->comp_status)));
  2641. rval = QLA_FUNCTION_FAILED;
  2642. } else {
  2643. /* EMPTY */
  2644. DEBUG11(printk("%s(%ld): done.\n", __func__,
  2645. base_vha->host_no));
  2646. fc_vport_set_state(vha->fc_vport, FC_VPORT_INITIALIZING);
  2647. }
  2648. dma_pool_free(ha->s_dma_pool, vpmod, vpmod_dma);
  2649. return rval;
  2650. }
  2651. /*
  2652. * qla24xx_control_vp
  2653. * Enable a virtual port for given host
  2654. *
  2655. * Input:
  2656. * ha = adapter block pointer.
  2657. * vhba = virtual adapter (unused)
  2658. * index = index number for enabled VP
  2659. *
  2660. * Returns:
  2661. * qla2xxx local function return status code.
  2662. *
  2663. * Context:
  2664. * Kernel context.
  2665. */
  2666. int
  2667. qla24xx_control_vp(scsi_qla_host_t *vha, int cmd)
  2668. {
  2669. int rval;
  2670. int map, pos;
  2671. struct vp_ctrl_entry_24xx *vce;
  2672. dma_addr_t vce_dma;
  2673. struct qla_hw_data *ha = vha->hw;
  2674. int vp_index = vha->vp_idx;
  2675. struct scsi_qla_host *base_vha = pci_get_drvdata(ha->pdev);
  2676. DEBUG11(printk("%s(%ld): entered. Enabling index %d\n", __func__,
  2677. vha->host_no, vp_index));
  2678. if (vp_index == 0 || vp_index >= ha->max_npiv_vports)
  2679. return QLA_PARAMETER_ERROR;
  2680. vce = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &vce_dma);
  2681. if (!vce) {
  2682. DEBUG2_3(printk("%s(%ld): "
  2683. "failed to allocate VP Control IOCB.\n", __func__,
  2684. base_vha->host_no));
  2685. return QLA_MEMORY_ALLOC_FAILED;
  2686. }
  2687. memset(vce, 0, sizeof(struct vp_ctrl_entry_24xx));
  2688. vce->entry_type = VP_CTRL_IOCB_TYPE;
  2689. vce->entry_count = 1;
  2690. vce->command = cpu_to_le16(cmd);
  2691. vce->vp_count = __constant_cpu_to_le16(1);
  2692. /* index map in firmware starts with 1; decrement index
  2693. * this is ok as we never use index 0
  2694. */
  2695. map = (vp_index - 1) / 8;
  2696. pos = (vp_index - 1) & 7;
  2697. mutex_lock(&ha->vport_lock);
  2698. vce->vp_idx_map[map] |= 1 << pos;
  2699. mutex_unlock(&ha->vport_lock);
  2700. rval = qla2x00_issue_iocb(base_vha, vce, vce_dma, 0);
  2701. if (rval != QLA_SUCCESS) {
  2702. DEBUG2_3_11(printk("%s(%ld): failed to issue VP control IOCB"
  2703. "(%x).\n", __func__, base_vha->host_no, rval));
  2704. printk("%s(%ld): failed to issue VP control IOCB"
  2705. "(%x).\n", __func__, base_vha->host_no, rval);
  2706. } else if (vce->entry_status != 0) {
  2707. DEBUG2_3_11(printk("%s(%ld): failed to complete IOCB "
  2708. "-- error status (%x).\n", __func__, base_vha->host_no,
  2709. vce->entry_status));
  2710. printk("%s(%ld): failed to complete IOCB "
  2711. "-- error status (%x).\n", __func__, base_vha->host_no,
  2712. vce->entry_status);
  2713. rval = QLA_FUNCTION_FAILED;
  2714. } else if (vce->comp_status != __constant_cpu_to_le16(CS_COMPLETE)) {
  2715. DEBUG2_3_11(printk("%s(%ld): failed to complete IOCB "
  2716. "-- completion status (%x).\n", __func__, base_vha->host_no,
  2717. le16_to_cpu(vce->comp_status)));
  2718. printk("%s(%ld): failed to complete IOCB "
  2719. "-- completion status (%x).\n", __func__, base_vha->host_no,
  2720. le16_to_cpu(vce->comp_status));
  2721. rval = QLA_FUNCTION_FAILED;
  2722. } else {
  2723. DEBUG2(printk("%s(%ld): done.\n", __func__, base_vha->host_no));
  2724. }
  2725. dma_pool_free(ha->s_dma_pool, vce, vce_dma);
  2726. return rval;
  2727. }
  2728. /*
  2729. * qla2x00_send_change_request
  2730. * Receive or disable RSCN request from fabric controller
  2731. *
  2732. * Input:
  2733. * ha = adapter block pointer
  2734. * format = registration format:
  2735. * 0 - Reserved
  2736. * 1 - Fabric detected registration
  2737. * 2 - N_port detected registration
  2738. * 3 - Full registration
  2739. * FF - clear registration
  2740. * vp_idx = Virtual port index
  2741. *
  2742. * Returns:
  2743. * qla2x00 local function return status code.
  2744. *
  2745. * Context:
  2746. * Kernel Context
  2747. */
  2748. int
  2749. qla2x00_send_change_request(scsi_qla_host_t *vha, uint16_t format,
  2750. uint16_t vp_idx)
  2751. {
  2752. int rval;
  2753. mbx_cmd_t mc;
  2754. mbx_cmd_t *mcp = &mc;
  2755. /*
  2756. * This command is implicitly executed by firmware during login for the
  2757. * physical hosts
  2758. */
  2759. if (vp_idx == 0)
  2760. return QLA_FUNCTION_FAILED;
  2761. mcp->mb[0] = MBC_SEND_CHANGE_REQUEST;
  2762. mcp->mb[1] = format;
  2763. mcp->mb[9] = vp_idx;
  2764. mcp->out_mb = MBX_9|MBX_1|MBX_0;
  2765. mcp->in_mb = MBX_0|MBX_1;
  2766. mcp->tov = MBX_TOV_SECONDS;
  2767. mcp->flags = 0;
  2768. rval = qla2x00_mailbox_command(vha, mcp);
  2769. if (rval == QLA_SUCCESS) {
  2770. if (mcp->mb[0] != MBS_COMMAND_COMPLETE) {
  2771. rval = BIT_1;
  2772. }
  2773. } else
  2774. rval = BIT_1;
  2775. return rval;
  2776. }
  2777. int
  2778. qla2x00_dump_ram(scsi_qla_host_t *vha, dma_addr_t req_dma, uint32_t addr,
  2779. uint32_t size)
  2780. {
  2781. int rval;
  2782. mbx_cmd_t mc;
  2783. mbx_cmd_t *mcp = &mc;
  2784. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  2785. if (MSW(addr) || IS_FWI2_CAPABLE(vha->hw)) {
  2786. mcp->mb[0] = MBC_DUMP_RISC_RAM_EXTENDED;
  2787. mcp->mb[8] = MSW(addr);
  2788. mcp->out_mb = MBX_8|MBX_0;
  2789. } else {
  2790. mcp->mb[0] = MBC_DUMP_RISC_RAM;
  2791. mcp->out_mb = MBX_0;
  2792. }
  2793. mcp->mb[1] = LSW(addr);
  2794. mcp->mb[2] = MSW(req_dma);
  2795. mcp->mb[3] = LSW(req_dma);
  2796. mcp->mb[6] = MSW(MSD(req_dma));
  2797. mcp->mb[7] = LSW(MSD(req_dma));
  2798. mcp->out_mb |= MBX_7|MBX_6|MBX_3|MBX_2|MBX_1;
  2799. if (IS_FWI2_CAPABLE(vha->hw)) {
  2800. mcp->mb[4] = MSW(size);
  2801. mcp->mb[5] = LSW(size);
  2802. mcp->out_mb |= MBX_5|MBX_4;
  2803. } else {
  2804. mcp->mb[4] = LSW(size);
  2805. mcp->out_mb |= MBX_4;
  2806. }
  2807. mcp->in_mb = MBX_0;
  2808. mcp->tov = MBX_TOV_SECONDS;
  2809. mcp->flags = 0;
  2810. rval = qla2x00_mailbox_command(vha, mcp);
  2811. if (rval != QLA_SUCCESS) {
  2812. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=%x.\n", __func__,
  2813. vha->host_no, rval, mcp->mb[0]));
  2814. } else {
  2815. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  2816. }
  2817. return rval;
  2818. }
  2819. /* 84XX Support **************************************************************/
  2820. struct cs84xx_mgmt_cmd {
  2821. union {
  2822. struct verify_chip_entry_84xx req;
  2823. struct verify_chip_rsp_84xx rsp;
  2824. } p;
  2825. };
  2826. int
  2827. qla84xx_verify_chip(struct scsi_qla_host *vha, uint16_t *status)
  2828. {
  2829. int rval, retry;
  2830. struct cs84xx_mgmt_cmd *mn;
  2831. dma_addr_t mn_dma;
  2832. uint16_t options;
  2833. unsigned long flags;
  2834. struct qla_hw_data *ha = vha->hw;
  2835. DEBUG16(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  2836. mn = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL, &mn_dma);
  2837. if (mn == NULL) {
  2838. DEBUG2_3(printk("%s(%ld): failed to allocate Verify ISP84XX "
  2839. "IOCB.\n", __func__, vha->host_no));
  2840. return QLA_MEMORY_ALLOC_FAILED;
  2841. }
  2842. /* Force Update? */
  2843. options = ha->cs84xx->fw_update ? VCO_FORCE_UPDATE : 0;
  2844. /* Diagnostic firmware? */
  2845. /* options |= MENLO_DIAG_FW; */
  2846. /* We update the firmware with only one data sequence. */
  2847. options |= VCO_END_OF_DATA;
  2848. do {
  2849. retry = 0;
  2850. memset(mn, 0, sizeof(*mn));
  2851. mn->p.req.entry_type = VERIFY_CHIP_IOCB_TYPE;
  2852. mn->p.req.entry_count = 1;
  2853. mn->p.req.options = cpu_to_le16(options);
  2854. DEBUG16(printk("%s(%ld): Dump of Verify Request.\n", __func__,
  2855. vha->host_no));
  2856. DEBUG16(qla2x00_dump_buffer((uint8_t *)mn,
  2857. sizeof(*mn)));
  2858. rval = qla2x00_issue_iocb_timeout(vha, mn, mn_dma, 0, 120);
  2859. if (rval != QLA_SUCCESS) {
  2860. DEBUG2_16(printk("%s(%ld): failed to issue Verify "
  2861. "IOCB (%x).\n", __func__, vha->host_no, rval));
  2862. goto verify_done;
  2863. }
  2864. DEBUG16(printk("%s(%ld): Dump of Verify Response.\n", __func__,
  2865. vha->host_no));
  2866. DEBUG16(qla2x00_dump_buffer((uint8_t *)mn,
  2867. sizeof(*mn)));
  2868. status[0] = le16_to_cpu(mn->p.rsp.comp_status);
  2869. status[1] = status[0] == CS_VCS_CHIP_FAILURE ?
  2870. le16_to_cpu(mn->p.rsp.failure_code) : 0;
  2871. DEBUG2_16(printk("%s(%ld): cs=%x fc=%x\n", __func__,
  2872. vha->host_no, status[0], status[1]));
  2873. if (status[0] != CS_COMPLETE) {
  2874. rval = QLA_FUNCTION_FAILED;
  2875. if (!(options & VCO_DONT_UPDATE_FW)) {
  2876. DEBUG2_16(printk("%s(%ld): Firmware update "
  2877. "failed. Retrying without update "
  2878. "firmware.\n", __func__, vha->host_no));
  2879. options |= VCO_DONT_UPDATE_FW;
  2880. options &= ~VCO_FORCE_UPDATE;
  2881. retry = 1;
  2882. }
  2883. } else {
  2884. DEBUG2_16(printk("%s(%ld): firmware updated to %x.\n",
  2885. __func__, vha->host_no,
  2886. le32_to_cpu(mn->p.rsp.fw_ver)));
  2887. /* NOTE: we only update OP firmware. */
  2888. spin_lock_irqsave(&ha->cs84xx->access_lock, flags);
  2889. ha->cs84xx->op_fw_version =
  2890. le32_to_cpu(mn->p.rsp.fw_ver);
  2891. spin_unlock_irqrestore(&ha->cs84xx->access_lock,
  2892. flags);
  2893. }
  2894. } while (retry);
  2895. verify_done:
  2896. dma_pool_free(ha->s_dma_pool, mn, mn_dma);
  2897. if (rval != QLA_SUCCESS) {
  2898. DEBUG2_16(printk("%s(%ld): failed=%x.\n", __func__,
  2899. vha->host_no, rval));
  2900. } else {
  2901. DEBUG16(printk("%s(%ld): done.\n", __func__, vha->host_no));
  2902. }
  2903. return rval;
  2904. }
  2905. int
  2906. qla25xx_init_req_que(struct scsi_qla_host *vha, struct req_que *req)
  2907. {
  2908. int rval;
  2909. unsigned long flags;
  2910. mbx_cmd_t mc;
  2911. mbx_cmd_t *mcp = &mc;
  2912. struct device_reg_25xxmq __iomem *reg;
  2913. struct qla_hw_data *ha = vha->hw;
  2914. mcp->mb[0] = MBC_INITIALIZE_MULTIQ;
  2915. mcp->mb[1] = req->options;
  2916. mcp->mb[2] = MSW(LSD(req->dma));
  2917. mcp->mb[3] = LSW(LSD(req->dma));
  2918. mcp->mb[6] = MSW(MSD(req->dma));
  2919. mcp->mb[7] = LSW(MSD(req->dma));
  2920. mcp->mb[5] = req->length;
  2921. if (req->rsp)
  2922. mcp->mb[10] = req->rsp->id;
  2923. mcp->mb[12] = req->qos;
  2924. mcp->mb[11] = req->vp_idx;
  2925. mcp->mb[13] = req->rid;
  2926. reg = (struct device_reg_25xxmq *)((void *)(ha->mqiobase) +
  2927. QLA_QUE_PAGE * req->id);
  2928. mcp->mb[4] = req->id;
  2929. /* que in ptr index */
  2930. mcp->mb[8] = 0;
  2931. /* que out ptr index */
  2932. mcp->mb[9] = 0;
  2933. mcp->out_mb = MBX_14|MBX_13|MBX_12|MBX_11|MBX_10|MBX_9|MBX_8|MBX_7|
  2934. MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  2935. mcp->in_mb = MBX_0;
  2936. mcp->flags = MBX_DMA_OUT;
  2937. mcp->tov = 60;
  2938. spin_lock_irqsave(&ha->hardware_lock, flags);
  2939. if (!(req->options & BIT_0)) {
  2940. WRT_REG_DWORD(&reg->req_q_in, 0);
  2941. WRT_REG_DWORD(&reg->req_q_out, 0);
  2942. }
  2943. req->req_q_in = &reg->req_q_in;
  2944. req->req_q_out = &reg->req_q_out;
  2945. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  2946. rval = qla2x00_mailbox_command(vha, mcp);
  2947. if (rval != QLA_SUCCESS)
  2948. DEBUG2_3_11(printk(KERN_WARNING "%s(%ld): failed=%x mb0=%x.\n",
  2949. __func__, vha->host_no, rval, mcp->mb[0]));
  2950. return rval;
  2951. }
  2952. int
  2953. qla25xx_init_rsp_que(struct scsi_qla_host *vha, struct rsp_que *rsp)
  2954. {
  2955. int rval;
  2956. unsigned long flags;
  2957. mbx_cmd_t mc;
  2958. mbx_cmd_t *mcp = &mc;
  2959. struct device_reg_25xxmq __iomem *reg;
  2960. struct qla_hw_data *ha = vha->hw;
  2961. mcp->mb[0] = MBC_INITIALIZE_MULTIQ;
  2962. mcp->mb[1] = rsp->options;
  2963. mcp->mb[2] = MSW(LSD(rsp->dma));
  2964. mcp->mb[3] = LSW(LSD(rsp->dma));
  2965. mcp->mb[6] = MSW(MSD(rsp->dma));
  2966. mcp->mb[7] = LSW(MSD(rsp->dma));
  2967. mcp->mb[5] = rsp->length;
  2968. mcp->mb[14] = rsp->msix->entry;
  2969. mcp->mb[13] = rsp->rid;
  2970. reg = (struct device_reg_25xxmq *)((void *)(ha->mqiobase) +
  2971. QLA_QUE_PAGE * rsp->id);
  2972. mcp->mb[4] = rsp->id;
  2973. /* que in ptr index */
  2974. mcp->mb[8] = 0;
  2975. /* que out ptr index */
  2976. mcp->mb[9] = 0;
  2977. mcp->out_mb = MBX_14|MBX_13|MBX_9|MBX_8|MBX_7
  2978. |MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  2979. mcp->in_mb = MBX_0;
  2980. mcp->flags = MBX_DMA_OUT;
  2981. mcp->tov = 60;
  2982. spin_lock_irqsave(&ha->hardware_lock, flags);
  2983. if (!(rsp->options & BIT_0)) {
  2984. WRT_REG_DWORD(&reg->rsp_q_out, 0);
  2985. WRT_REG_DWORD(&reg->rsp_q_in, 0);
  2986. }
  2987. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  2988. rval = qla2x00_mailbox_command(vha, mcp);
  2989. if (rval != QLA_SUCCESS)
  2990. DEBUG2_3_11(printk(KERN_WARNING "%s(%ld): failed=%x "
  2991. "mb0=%x.\n", __func__,
  2992. vha->host_no, rval, mcp->mb[0]));
  2993. return rval;
  2994. }
  2995. int
  2996. qla81xx_idc_ack(scsi_qla_host_t *vha, uint16_t *mb)
  2997. {
  2998. int rval;
  2999. mbx_cmd_t mc;
  3000. mbx_cmd_t *mcp = &mc;
  3001. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  3002. mcp->mb[0] = MBC_IDC_ACK;
  3003. memcpy(&mcp->mb[1], mb, QLA_IDC_ACK_REGS * sizeof(uint16_t));
  3004. mcp->out_mb = MBX_7|MBX_6|MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  3005. mcp->in_mb = MBX_0;
  3006. mcp->tov = MBX_TOV_SECONDS;
  3007. mcp->flags = 0;
  3008. rval = qla2x00_mailbox_command(vha, mcp);
  3009. if (rval != QLA_SUCCESS) {
  3010. DEBUG2_3_11(printk("%s(%ld): failed=%x (%x).\n", __func__,
  3011. vha->host_no, rval, mcp->mb[0]));
  3012. } else {
  3013. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  3014. }
  3015. return rval;
  3016. }
  3017. int
  3018. qla81xx_fac_get_sector_size(scsi_qla_host_t *vha, uint32_t *sector_size)
  3019. {
  3020. int rval;
  3021. mbx_cmd_t mc;
  3022. mbx_cmd_t *mcp = &mc;
  3023. if (!IS_QLA81XX(vha->hw))
  3024. return QLA_FUNCTION_FAILED;
  3025. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  3026. mcp->mb[0] = MBC_FLASH_ACCESS_CTRL;
  3027. mcp->mb[1] = FAC_OPT_CMD_GET_SECTOR_SIZE;
  3028. mcp->out_mb = MBX_1|MBX_0;
  3029. mcp->in_mb = MBX_1|MBX_0;
  3030. mcp->tov = MBX_TOV_SECONDS;
  3031. mcp->flags = 0;
  3032. rval = qla2x00_mailbox_command(vha, mcp);
  3033. if (rval != QLA_SUCCESS) {
  3034. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=%x mb[1]=%x.\n",
  3035. __func__, vha->host_no, rval, mcp->mb[0], mcp->mb[1]));
  3036. } else {
  3037. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  3038. *sector_size = mcp->mb[1];
  3039. }
  3040. return rval;
  3041. }
  3042. int
  3043. qla81xx_fac_do_write_enable(scsi_qla_host_t *vha, int enable)
  3044. {
  3045. int rval;
  3046. mbx_cmd_t mc;
  3047. mbx_cmd_t *mcp = &mc;
  3048. if (!IS_QLA81XX(vha->hw))
  3049. return QLA_FUNCTION_FAILED;
  3050. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  3051. mcp->mb[0] = MBC_FLASH_ACCESS_CTRL;
  3052. mcp->mb[1] = enable ? FAC_OPT_CMD_WRITE_ENABLE :
  3053. FAC_OPT_CMD_WRITE_PROTECT;
  3054. mcp->out_mb = MBX_1|MBX_0;
  3055. mcp->in_mb = MBX_1|MBX_0;
  3056. mcp->tov = MBX_TOV_SECONDS;
  3057. mcp->flags = 0;
  3058. rval = qla2x00_mailbox_command(vha, mcp);
  3059. if (rval != QLA_SUCCESS) {
  3060. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=%x mb[1]=%x.\n",
  3061. __func__, vha->host_no, rval, mcp->mb[0], mcp->mb[1]));
  3062. } else {
  3063. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  3064. }
  3065. return rval;
  3066. }
  3067. int
  3068. qla81xx_fac_erase_sector(scsi_qla_host_t *vha, uint32_t start, uint32_t finish)
  3069. {
  3070. int rval;
  3071. mbx_cmd_t mc;
  3072. mbx_cmd_t *mcp = &mc;
  3073. if (!IS_QLA81XX(vha->hw))
  3074. return QLA_FUNCTION_FAILED;
  3075. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  3076. mcp->mb[0] = MBC_FLASH_ACCESS_CTRL;
  3077. mcp->mb[1] = FAC_OPT_CMD_ERASE_SECTOR;
  3078. mcp->mb[2] = LSW(start);
  3079. mcp->mb[3] = MSW(start);
  3080. mcp->mb[4] = LSW(finish);
  3081. mcp->mb[5] = MSW(finish);
  3082. mcp->out_mb = MBX_5|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  3083. mcp->in_mb = MBX_2|MBX_1|MBX_0;
  3084. mcp->tov = MBX_TOV_SECONDS;
  3085. mcp->flags = 0;
  3086. rval = qla2x00_mailbox_command(vha, mcp);
  3087. if (rval != QLA_SUCCESS) {
  3088. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=%x mb[1]=%x "
  3089. "mb[2]=%x.\n", __func__, vha->host_no, rval, mcp->mb[0],
  3090. mcp->mb[1], mcp->mb[2]));
  3091. } else {
  3092. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  3093. }
  3094. return rval;
  3095. }
  3096. int
  3097. qla81xx_restart_mpi_firmware(scsi_qla_host_t *vha)
  3098. {
  3099. int rval = 0;
  3100. mbx_cmd_t mc;
  3101. mbx_cmd_t *mcp = &mc;
  3102. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  3103. mcp->mb[0] = MBC_RESTART_MPI_FW;
  3104. mcp->out_mb = MBX_0;
  3105. mcp->in_mb = MBX_0|MBX_1;
  3106. mcp->tov = MBX_TOV_SECONDS;
  3107. mcp->flags = 0;
  3108. rval = qla2x00_mailbox_command(vha, mcp);
  3109. if (rval != QLA_SUCCESS) {
  3110. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=0x%x mb[1]=0x%x.\n",
  3111. __func__, vha->host_no, rval, mcp->mb[0], mcp->mb[1]));
  3112. } else {
  3113. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  3114. }
  3115. return rval;
  3116. }
  3117. int
  3118. qla2x00_read_edc(scsi_qla_host_t *vha, uint16_t dev, uint16_t adr,
  3119. dma_addr_t sfp_dma, uint8_t *sfp, uint16_t len, uint16_t opt)
  3120. {
  3121. int rval;
  3122. mbx_cmd_t mc;
  3123. mbx_cmd_t *mcp = &mc;
  3124. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  3125. mcp->mb[0] = MBC_READ_SFP;
  3126. mcp->mb[1] = dev;
  3127. mcp->mb[2] = MSW(sfp_dma);
  3128. mcp->mb[3] = LSW(sfp_dma);
  3129. mcp->mb[6] = MSW(MSD(sfp_dma));
  3130. mcp->mb[7] = LSW(MSD(sfp_dma));
  3131. mcp->mb[8] = len;
  3132. mcp->mb[9] = adr;
  3133. mcp->mb[10] = opt;
  3134. mcp->out_mb = MBX_10|MBX_9|MBX_8|MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0;
  3135. mcp->in_mb = MBX_0;
  3136. mcp->tov = MBX_TOV_SECONDS;
  3137. mcp->flags = 0;
  3138. rval = qla2x00_mailbox_command(vha, mcp);
  3139. if (opt & BIT_0)
  3140. if (sfp)
  3141. *sfp = mcp->mb[8];
  3142. if (rval != QLA_SUCCESS) {
  3143. DEBUG2_3_11(printk("%s(%ld): failed=%x (%x).\n", __func__,
  3144. vha->host_no, rval, mcp->mb[0]));
  3145. } else {
  3146. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  3147. }
  3148. return rval;
  3149. }
  3150. int
  3151. qla2x00_write_edc(scsi_qla_host_t *vha, uint16_t dev, uint16_t adr,
  3152. dma_addr_t sfp_dma, uint8_t *sfp, uint16_t len, uint16_t opt)
  3153. {
  3154. int rval;
  3155. mbx_cmd_t mc;
  3156. mbx_cmd_t *mcp = &mc;
  3157. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  3158. if (opt & BIT_0)
  3159. if (sfp)
  3160. len = *sfp;
  3161. mcp->mb[0] = MBC_WRITE_SFP;
  3162. mcp->mb[1] = dev;
  3163. mcp->mb[2] = MSW(sfp_dma);
  3164. mcp->mb[3] = LSW(sfp_dma);
  3165. mcp->mb[6] = MSW(MSD(sfp_dma));
  3166. mcp->mb[7] = LSW(MSD(sfp_dma));
  3167. mcp->mb[8] = len;
  3168. mcp->mb[9] = adr;
  3169. mcp->mb[10] = opt;
  3170. mcp->out_mb = MBX_10|MBX_9|MBX_8|MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0;
  3171. mcp->in_mb = MBX_0;
  3172. mcp->tov = MBX_TOV_SECONDS;
  3173. mcp->flags = 0;
  3174. rval = qla2x00_mailbox_command(vha, mcp);
  3175. if (rval != QLA_SUCCESS) {
  3176. DEBUG2_3_11(printk("%s(%ld): failed=%x (%x).\n", __func__,
  3177. vha->host_no, rval, mcp->mb[0]));
  3178. } else {
  3179. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  3180. }
  3181. return rval;
  3182. }
  3183. int
  3184. qla2x00_get_xgmac_stats(scsi_qla_host_t *vha, dma_addr_t stats_dma,
  3185. uint16_t size_in_bytes, uint16_t *actual_size)
  3186. {
  3187. int rval;
  3188. mbx_cmd_t mc;
  3189. mbx_cmd_t *mcp = &mc;
  3190. if (!IS_QLA8XXX_TYPE(vha->hw))
  3191. return QLA_FUNCTION_FAILED;
  3192. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  3193. mcp->mb[0] = MBC_GET_XGMAC_STATS;
  3194. mcp->mb[2] = MSW(stats_dma);
  3195. mcp->mb[3] = LSW(stats_dma);
  3196. mcp->mb[6] = MSW(MSD(stats_dma));
  3197. mcp->mb[7] = LSW(MSD(stats_dma));
  3198. mcp->mb[8] = size_in_bytes >> 2;
  3199. mcp->out_mb = MBX_8|MBX_7|MBX_6|MBX_3|MBX_2|MBX_0;
  3200. mcp->in_mb = MBX_2|MBX_1|MBX_0;
  3201. mcp->tov = MBX_TOV_SECONDS;
  3202. mcp->flags = 0;
  3203. rval = qla2x00_mailbox_command(vha, mcp);
  3204. if (rval != QLA_SUCCESS) {
  3205. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=0x%x "
  3206. "mb[1]=0x%x mb[2]=0x%x.\n", __func__, vha->host_no, rval,
  3207. mcp->mb[0], mcp->mb[1], mcp->mb[2]));
  3208. } else {
  3209. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  3210. *actual_size = mcp->mb[2] << 2;
  3211. }
  3212. return rval;
  3213. }
  3214. int
  3215. qla2x00_get_dcbx_params(scsi_qla_host_t *vha, dma_addr_t tlv_dma,
  3216. uint16_t size)
  3217. {
  3218. int rval;
  3219. mbx_cmd_t mc;
  3220. mbx_cmd_t *mcp = &mc;
  3221. if (!IS_QLA8XXX_TYPE(vha->hw))
  3222. return QLA_FUNCTION_FAILED;
  3223. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  3224. mcp->mb[0] = MBC_GET_DCBX_PARAMS;
  3225. mcp->mb[1] = 0;
  3226. mcp->mb[2] = MSW(tlv_dma);
  3227. mcp->mb[3] = LSW(tlv_dma);
  3228. mcp->mb[6] = MSW(MSD(tlv_dma));
  3229. mcp->mb[7] = LSW(MSD(tlv_dma));
  3230. mcp->mb[8] = size;
  3231. mcp->out_mb = MBX_8|MBX_7|MBX_6|MBX_3|MBX_2|MBX_1|MBX_0;
  3232. mcp->in_mb = MBX_2|MBX_1|MBX_0;
  3233. mcp->tov = MBX_TOV_SECONDS;
  3234. mcp->flags = 0;
  3235. rval = qla2x00_mailbox_command(vha, mcp);
  3236. if (rval != QLA_SUCCESS) {
  3237. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=0x%x "
  3238. "mb[1]=0x%x mb[2]=0x%x.\n", __func__, vha->host_no, rval,
  3239. mcp->mb[0], mcp->mb[1], mcp->mb[2]));
  3240. } else {
  3241. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  3242. }
  3243. return rval;
  3244. }
  3245. int
  3246. qla2x00_read_ram_word(scsi_qla_host_t *vha, uint32_t risc_addr, uint32_t *data)
  3247. {
  3248. int rval;
  3249. mbx_cmd_t mc;
  3250. mbx_cmd_t *mcp = &mc;
  3251. if (!IS_FWI2_CAPABLE(vha->hw))
  3252. return QLA_FUNCTION_FAILED;
  3253. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  3254. mcp->mb[0] = MBC_READ_RAM_EXTENDED;
  3255. mcp->mb[1] = LSW(risc_addr);
  3256. mcp->mb[8] = MSW(risc_addr);
  3257. mcp->out_mb = MBX_8|MBX_1|MBX_0;
  3258. mcp->in_mb = MBX_3|MBX_2|MBX_0;
  3259. mcp->tov = 30;
  3260. mcp->flags = 0;
  3261. rval = qla2x00_mailbox_command(vha, mcp);
  3262. if (rval != QLA_SUCCESS) {
  3263. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=%x.\n", __func__,
  3264. vha->host_no, rval, mcp->mb[0]));
  3265. } else {
  3266. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  3267. *data = mcp->mb[3] << 16 | mcp->mb[2];
  3268. }
  3269. return rval;
  3270. }
  3271. int
  3272. qla2x00_loopback_test(scsi_qla_host_t *vha, struct msg_echo_lb *mreq,
  3273. uint16_t *mresp)
  3274. {
  3275. int rval;
  3276. mbx_cmd_t mc;
  3277. mbx_cmd_t *mcp = &mc;
  3278. uint32_t iter_cnt = 0x1;
  3279. DEBUG11(printk("scsi(%ld): entered.\n", vha->host_no));
  3280. memset(mcp->mb, 0 , sizeof(mcp->mb));
  3281. mcp->mb[0] = MBC_DIAGNOSTIC_LOOP_BACK;
  3282. mcp->mb[1] = mreq->options | BIT_6; // BIT_6 specifies 64 bit addressing
  3283. /* transfer count */
  3284. mcp->mb[10] = LSW(mreq->transfer_size);
  3285. mcp->mb[11] = MSW(mreq->transfer_size);
  3286. /* send data address */
  3287. mcp->mb[14] = LSW(mreq->send_dma);
  3288. mcp->mb[15] = MSW(mreq->send_dma);
  3289. mcp->mb[20] = LSW(MSD(mreq->send_dma));
  3290. mcp->mb[21] = MSW(MSD(mreq->send_dma));
  3291. /* recieve data address */
  3292. mcp->mb[16] = LSW(mreq->rcv_dma);
  3293. mcp->mb[17] = MSW(mreq->rcv_dma);
  3294. mcp->mb[6] = LSW(MSD(mreq->rcv_dma));
  3295. mcp->mb[7] = MSW(MSD(mreq->rcv_dma));
  3296. /* Iteration count */
  3297. mcp->mb[18] = LSW(iter_cnt);
  3298. mcp->mb[19] = MSW(iter_cnt);
  3299. mcp->out_mb = MBX_21|MBX_20|MBX_19|MBX_18|MBX_17|MBX_16|MBX_15|
  3300. MBX_14|MBX_13|MBX_12|MBX_11|MBX_10|MBX_7|MBX_6|MBX_1|MBX_0;
  3301. if (IS_QLA8XXX_TYPE(vha->hw))
  3302. mcp->out_mb |= MBX_2;
  3303. mcp->in_mb = MBX_19|MBX_18|MBX_3|MBX_2|MBX_1|MBX_0;
  3304. mcp->buf_size = mreq->transfer_size;
  3305. mcp->tov = MBX_TOV_SECONDS;
  3306. mcp->flags = MBX_DMA_OUT|MBX_DMA_IN|IOCTL_CMD;
  3307. rval = qla2x00_mailbox_command(vha, mcp);
  3308. if (rval != QLA_SUCCESS) {
  3309. DEBUG2(printk(KERN_WARNING
  3310. "(%ld): failed=%x mb[0]=0x%x "
  3311. "mb[1]=0x%x mb[2]=0x%x mb[3]=0x%x mb[18]=0x%x "
  3312. "mb[19]=0x%x.\n",
  3313. vha->host_no, rval, mcp->mb[0], mcp->mb[1], mcp->mb[2],
  3314. mcp->mb[3], mcp->mb[18], mcp->mb[19]));
  3315. } else {
  3316. DEBUG2(printk(KERN_WARNING
  3317. "scsi(%ld): done.\n", vha->host_no));
  3318. }
  3319. /* Copy mailbox information */
  3320. memcpy( mresp, mcp->mb, 64);
  3321. mresp[3] = mcp->mb[18];
  3322. mresp[4] = mcp->mb[19];
  3323. return rval;
  3324. }
  3325. int
  3326. qla2x00_echo_test(scsi_qla_host_t *vha, struct msg_echo_lb *mreq,
  3327. uint16_t *mresp)
  3328. {
  3329. int rval;
  3330. mbx_cmd_t mc;
  3331. mbx_cmd_t *mcp = &mc;
  3332. struct qla_hw_data *ha = vha->hw;
  3333. DEBUG11(printk("scsi(%ld): entered.\n", vha->host_no));
  3334. memset(mcp->mb, 0 , sizeof(mcp->mb));
  3335. mcp->mb[0] = MBC_DIAGNOSTIC_ECHO;
  3336. mcp->mb[1] = mreq->options | BIT_6; /* BIT_6 specifies 64bit address */
  3337. if (IS_QLA8XXX_TYPE(ha)) {
  3338. mcp->mb[1] |= BIT_15;
  3339. mcp->mb[2] = vha->fcoe_fcf_idx;
  3340. }
  3341. mcp->mb[16] = LSW(mreq->rcv_dma);
  3342. mcp->mb[17] = MSW(mreq->rcv_dma);
  3343. mcp->mb[6] = LSW(MSD(mreq->rcv_dma));
  3344. mcp->mb[7] = MSW(MSD(mreq->rcv_dma));
  3345. mcp->mb[10] = LSW(mreq->transfer_size);
  3346. mcp->mb[14] = LSW(mreq->send_dma);
  3347. mcp->mb[15] = MSW(mreq->send_dma);
  3348. mcp->mb[20] = LSW(MSD(mreq->send_dma));
  3349. mcp->mb[21] = MSW(MSD(mreq->send_dma));
  3350. mcp->out_mb = MBX_21|MBX_20|MBX_17|MBX_16|MBX_15|
  3351. MBX_14|MBX_10|MBX_7|MBX_6|MBX_1|MBX_0;
  3352. if (IS_QLA8XXX_TYPE(ha))
  3353. mcp->out_mb |= MBX_2;
  3354. mcp->in_mb = MBX_0;
  3355. if (IS_QLA24XX_TYPE(ha) || IS_QLA25XX(ha) || IS_QLA8XXX_TYPE(ha))
  3356. mcp->in_mb |= MBX_1;
  3357. if (IS_QLA8XXX_TYPE(ha))
  3358. mcp->in_mb |= MBX_3;
  3359. mcp->tov = MBX_TOV_SECONDS;
  3360. mcp->flags = MBX_DMA_OUT|MBX_DMA_IN|IOCTL_CMD;
  3361. mcp->buf_size = mreq->transfer_size;
  3362. rval = qla2x00_mailbox_command(vha, mcp);
  3363. if (rval != QLA_SUCCESS) {
  3364. DEBUG2(printk(KERN_WARNING
  3365. "(%ld): failed=%x mb[0]=0x%x mb[1]=0x%x.\n",
  3366. vha->host_no, rval, mcp->mb[0], mcp->mb[1]));
  3367. } else {
  3368. DEBUG2(printk(KERN_WARNING
  3369. "scsi(%ld): done.\n", vha->host_no));
  3370. }
  3371. /* Copy mailbox information */
  3372. memcpy( mresp, mcp->mb, 32);
  3373. return rval;
  3374. }
  3375. int
  3376. qla84xx_reset_chip(scsi_qla_host_t *ha, uint16_t enable_diagnostic)
  3377. {
  3378. int rval;
  3379. mbx_cmd_t mc;
  3380. mbx_cmd_t *mcp = &mc;
  3381. DEBUG16(printk("%s(%ld): enable_diag=%d entered.\n", __func__,
  3382. ha->host_no, enable_diagnostic));
  3383. mcp->mb[0] = MBC_ISP84XX_RESET;
  3384. mcp->mb[1] = enable_diagnostic;
  3385. mcp->out_mb = MBX_1|MBX_0;
  3386. mcp->in_mb = MBX_1|MBX_0;
  3387. mcp->tov = MBX_TOV_SECONDS;
  3388. mcp->flags = MBX_DMA_OUT|MBX_DMA_IN|IOCTL_CMD;
  3389. rval = qla2x00_mailbox_command(ha, mcp);
  3390. if (rval != QLA_SUCCESS)
  3391. DEBUG16(printk("%s(%ld): failed=%x.\n", __func__, ha->host_no,
  3392. rval));
  3393. else
  3394. DEBUG16(printk("%s(%ld): done.\n", __func__, ha->host_no));
  3395. return rval;
  3396. }
  3397. int
  3398. qla2x00_write_ram_word(scsi_qla_host_t *vha, uint32_t risc_addr, uint32_t data)
  3399. {
  3400. int rval;
  3401. mbx_cmd_t mc;
  3402. mbx_cmd_t *mcp = &mc;
  3403. if (!IS_FWI2_CAPABLE(vha->hw))
  3404. return QLA_FUNCTION_FAILED;
  3405. DEBUG11(printk("%s(%ld): entered.\n", __func__, vha->host_no));
  3406. mcp->mb[0] = MBC_WRITE_RAM_WORD_EXTENDED;
  3407. mcp->mb[1] = LSW(risc_addr);
  3408. mcp->mb[2] = LSW(data);
  3409. mcp->mb[3] = MSW(data);
  3410. mcp->mb[8] = MSW(risc_addr);
  3411. mcp->out_mb = MBX_8|MBX_3|MBX_2|MBX_1|MBX_0;
  3412. mcp->in_mb = MBX_0;
  3413. mcp->tov = 30;
  3414. mcp->flags = 0;
  3415. rval = qla2x00_mailbox_command(vha, mcp);
  3416. if (rval != QLA_SUCCESS) {
  3417. DEBUG2_3_11(printk("%s(%ld): failed=%x mb[0]=%x.\n", __func__,
  3418. vha->host_no, rval, mcp->mb[0]));
  3419. } else {
  3420. DEBUG11(printk("%s(%ld): done.\n", __func__, vha->host_no));
  3421. }
  3422. return rval;
  3423. }
  3424. int
  3425. qla2x00_get_data_rate(scsi_qla_host_t *vha)
  3426. {
  3427. int rval;
  3428. mbx_cmd_t mc;
  3429. mbx_cmd_t *mcp = &mc;
  3430. struct qla_hw_data *ha = vha->hw;
  3431. if (!IS_FWI2_CAPABLE(ha))
  3432. return QLA_FUNCTION_FAILED;
  3433. DEBUG11(qla_printk(KERN_INFO, ha,
  3434. "%s(%ld): entered.\n", __func__, vha->host_no));
  3435. mcp->mb[0] = MBC_DATA_RATE;
  3436. mcp->mb[1] = 0;
  3437. mcp->out_mb = MBX_1|MBX_0;
  3438. mcp->in_mb = MBX_2|MBX_1|MBX_0;
  3439. mcp->tov = MBX_TOV_SECONDS;
  3440. mcp->flags = 0;
  3441. rval = qla2x00_mailbox_command(vha, mcp);
  3442. if (rval != QLA_SUCCESS) {
  3443. DEBUG2_3_11(printk(KERN_INFO "%s(%ld): failed=%x mb[0]=%x.\n",
  3444. __func__, vha->host_no, rval, mcp->mb[0]));
  3445. } else {
  3446. DEBUG11(printk(KERN_INFO
  3447. "%s(%ld): done.\n", __func__, vha->host_no));
  3448. if (mcp->mb[1] != 0x7)
  3449. ha->link_data_rate = mcp->mb[1];
  3450. }
  3451. return rval;
  3452. }
  3453. int
  3454. qla81xx_get_port_config(scsi_qla_host_t *vha, uint16_t *mb)
  3455. {
  3456. int rval;
  3457. mbx_cmd_t mc;
  3458. mbx_cmd_t *mcp = &mc;
  3459. struct qla_hw_data *ha = vha->hw;
  3460. DEBUG11(printk(KERN_INFO
  3461. "%s(%ld): entered.\n", __func__, vha->host_no));
  3462. if (!IS_QLA81XX(ha))
  3463. return QLA_FUNCTION_FAILED;
  3464. mcp->mb[0] = MBC_GET_PORT_CONFIG;
  3465. mcp->out_mb = MBX_0;
  3466. mcp->in_mb = MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  3467. mcp->tov = MBX_TOV_SECONDS;
  3468. mcp->flags = 0;
  3469. rval = qla2x00_mailbox_command(vha, mcp);
  3470. if (rval != QLA_SUCCESS) {
  3471. DEBUG2_3_11(printk(KERN_WARNING
  3472. "%s(%ld): failed=%x (%x).\n", __func__,
  3473. vha->host_no, rval, mcp->mb[0]));
  3474. } else {
  3475. /* Copy all bits to preserve original value */
  3476. memcpy(mb, &mcp->mb[1], sizeof(uint16_t) * 4);
  3477. DEBUG11(printk(KERN_INFO
  3478. "%s(%ld): done.\n", __func__, vha->host_no));
  3479. }
  3480. return rval;
  3481. }
  3482. int
  3483. qla81xx_set_port_config(scsi_qla_host_t *vha, uint16_t *mb)
  3484. {
  3485. int rval;
  3486. mbx_cmd_t mc;
  3487. mbx_cmd_t *mcp = &mc;
  3488. DEBUG11(printk(KERN_INFO
  3489. "%s(%ld): entered.\n", __func__, vha->host_no));
  3490. mcp->mb[0] = MBC_SET_PORT_CONFIG;
  3491. /* Copy all bits to preserve original setting */
  3492. memcpy(&mcp->mb[1], mb, sizeof(uint16_t) * 4);
  3493. mcp->out_mb = MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  3494. mcp->in_mb = MBX_0;
  3495. mcp->tov = MBX_TOV_SECONDS;
  3496. mcp->flags = 0;
  3497. rval = qla2x00_mailbox_command(vha, mcp);
  3498. if (rval != QLA_SUCCESS) {
  3499. DEBUG2_3_11(printk(KERN_WARNING
  3500. "%s(%ld): failed=%x (%x).\n", __func__,
  3501. vha->host_no, rval, mcp->mb[0]));
  3502. } else
  3503. DEBUG11(printk(KERN_INFO
  3504. "%s(%ld): done.\n", __func__, vha->host_no));
  3505. return rval;
  3506. }
  3507. int
  3508. qla24xx_set_fcp_prio(scsi_qla_host_t *vha, uint16_t loop_id, uint16_t priority,
  3509. uint16_t *mb)
  3510. {
  3511. int rval;
  3512. mbx_cmd_t mc;
  3513. mbx_cmd_t *mcp = &mc;
  3514. struct qla_hw_data *ha = vha->hw;
  3515. if (!IS_QLA24XX_TYPE(ha) && !IS_QLA25XX(ha))
  3516. return QLA_FUNCTION_FAILED;
  3517. DEBUG11(printk(KERN_INFO
  3518. "%s(%ld): entered.\n", __func__, ha->host_no));
  3519. mcp->mb[0] = MBC_PORT_PARAMS;
  3520. mcp->mb[1] = loop_id;
  3521. if (ha->flags.fcp_prio_enabled)
  3522. mcp->mb[2] = BIT_1;
  3523. else
  3524. mcp->mb[2] = BIT_2;
  3525. mcp->mb[4] = priority & 0xf;
  3526. mcp->mb[9] = vha->vp_idx;
  3527. mcp->out_mb = MBX_9|MBX_4|MBX_3|MBX_2|MBX_1|MBX_0;
  3528. mcp->in_mb = MBX_4|MBX_3|MBX_1|MBX_0;
  3529. mcp->tov = 30;
  3530. mcp->flags = 0;
  3531. rval = qla2x00_mailbox_command(vha, mcp);
  3532. if (mb != NULL) {
  3533. mb[0] = mcp->mb[0];
  3534. mb[1] = mcp->mb[1];
  3535. mb[3] = mcp->mb[3];
  3536. mb[4] = mcp->mb[4];
  3537. }
  3538. if (rval != QLA_SUCCESS) {
  3539. DEBUG2_3_11(printk(KERN_WARNING
  3540. "%s(%ld): failed=%x.\n", __func__,
  3541. vha->host_no, rval));
  3542. } else {
  3543. DEBUG11(printk(KERN_INFO
  3544. "%s(%ld): done.\n", __func__, vha->host_no));
  3545. }
  3546. return rval;
  3547. }
  3548. int
  3549. qla82xx_mbx_intr_enable(scsi_qla_host_t *vha)
  3550. {
  3551. int rval;
  3552. struct qla_hw_data *ha = vha->hw;
  3553. mbx_cmd_t mc;
  3554. mbx_cmd_t *mcp = &mc;
  3555. if (!IS_FWI2_CAPABLE(ha))
  3556. return QLA_FUNCTION_FAILED;
  3557. DEBUG11(qla_printk(KERN_INFO, ha,
  3558. "%s(%ld): entered.\n", __func__, vha->host_no));
  3559. memset(mcp, 0, sizeof(mbx_cmd_t));
  3560. mcp->mb[0] = MBC_TOGGLE_INTR;
  3561. mcp->mb[1] = 1;
  3562. mcp->out_mb = MBX_1|MBX_0;
  3563. mcp->in_mb = MBX_0;
  3564. mcp->tov = 30;
  3565. mcp->flags = 0;
  3566. rval = qla2x00_mailbox_command(vha, mcp);
  3567. if (rval != QLA_SUCCESS) {
  3568. DEBUG2_3_11(qla_printk(KERN_WARNING, ha,
  3569. "%s(%ld): failed=%x mb[0]=%x.\n", __func__,
  3570. vha->host_no, rval, mcp->mb[0]));
  3571. } else {
  3572. DEBUG11(qla_printk(KERN_INFO, ha,
  3573. "%s(%ld): done.\n", __func__, vha->host_no));
  3574. }
  3575. return rval;
  3576. }
  3577. int
  3578. qla82xx_mbx_intr_disable(scsi_qla_host_t *vha)
  3579. {
  3580. int rval;
  3581. struct qla_hw_data *ha = vha->hw;
  3582. mbx_cmd_t mc;
  3583. mbx_cmd_t *mcp = &mc;
  3584. if (!IS_QLA82XX(ha))
  3585. return QLA_FUNCTION_FAILED;
  3586. DEBUG11(qla_printk(KERN_INFO, ha,
  3587. "%s(%ld): entered.\n", __func__, vha->host_no));
  3588. memset(mcp, 0, sizeof(mbx_cmd_t));
  3589. mcp->mb[0] = MBC_TOGGLE_INTR;
  3590. mcp->mb[1] = 0;
  3591. mcp->out_mb = MBX_1|MBX_0;
  3592. mcp->in_mb = MBX_0;
  3593. mcp->tov = 30;
  3594. mcp->flags = 0;
  3595. rval = qla2x00_mailbox_command(vha, mcp);
  3596. if (rval != QLA_SUCCESS) {
  3597. DEBUG2_3_11(qla_printk(KERN_WARNING, ha,
  3598. "%s(%ld): failed=%x mb[0]=%x.\n", __func__,
  3599. vha->host_no, rval, mcp->mb[0]));
  3600. } else {
  3601. DEBUG11(qla_printk(KERN_INFO, ha,
  3602. "%s(%ld): done.\n", __func__, vha->host_no));
  3603. }
  3604. return rval;
  3605. }