enic_main.c 64 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730
  1. /*
  2. * Copyright 2008-2010 Cisco Systems, Inc. All rights reserved.
  3. * Copyright 2007 Nuova Systems, Inc. All rights reserved.
  4. *
  5. * This program is free software; you may redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; version 2 of the License.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  10. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  11. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  12. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  13. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  14. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  15. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  16. * SOFTWARE.
  17. *
  18. */
  19. #include <linux/module.h>
  20. #include <linux/kernel.h>
  21. #include <linux/string.h>
  22. #include <linux/errno.h>
  23. #include <linux/types.h>
  24. #include <linux/init.h>
  25. #include <linux/workqueue.h>
  26. #include <linux/pci.h>
  27. #include <linux/netdevice.h>
  28. #include <linux/etherdevice.h>
  29. #include <linux/if_ether.h>
  30. #include <linux/if_vlan.h>
  31. #include <linux/ethtool.h>
  32. #include <linux/in.h>
  33. #include <linux/ip.h>
  34. #include <linux/ipv6.h>
  35. #include <linux/tcp.h>
  36. #include <linux/rtnetlink.h>
  37. #include <net/ip6_checksum.h>
  38. #include "cq_enet_desc.h"
  39. #include "vnic_dev.h"
  40. #include "vnic_intr.h"
  41. #include "vnic_stats.h"
  42. #include "vnic_vic.h"
  43. #include "enic_res.h"
  44. #include "enic.h"
  45. #define ENIC_NOTIFY_TIMER_PERIOD (2 * HZ)
  46. #define WQ_ENET_MAX_DESC_LEN (1 << WQ_ENET_LEN_BITS)
  47. #define MAX_TSO (1 << 16)
  48. #define ENIC_DESC_MAX_SPLITS (MAX_TSO / WQ_ENET_MAX_DESC_LEN + 1)
  49. #define PCI_DEVICE_ID_CISCO_VIC_ENET 0x0043 /* ethernet vnic */
  50. #define PCI_DEVICE_ID_CISCO_VIC_ENET_DYN 0x0044 /* enet dynamic vnic */
  51. /* Supported devices */
  52. static DEFINE_PCI_DEVICE_TABLE(enic_id_table) = {
  53. { PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET) },
  54. { PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET_DYN) },
  55. { 0, } /* end of table */
  56. };
  57. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  58. MODULE_AUTHOR("Scott Feldman <scofeldm@cisco.com>");
  59. MODULE_LICENSE("GPL");
  60. MODULE_VERSION(DRV_VERSION);
  61. MODULE_DEVICE_TABLE(pci, enic_id_table);
  62. struct enic_stat {
  63. char name[ETH_GSTRING_LEN];
  64. unsigned int offset;
  65. };
  66. #define ENIC_TX_STAT(stat) \
  67. { .name = #stat, .offset = offsetof(struct vnic_tx_stats, stat) / 8 }
  68. #define ENIC_RX_STAT(stat) \
  69. { .name = #stat, .offset = offsetof(struct vnic_rx_stats, stat) / 8 }
  70. static const struct enic_stat enic_tx_stats[] = {
  71. ENIC_TX_STAT(tx_frames_ok),
  72. ENIC_TX_STAT(tx_unicast_frames_ok),
  73. ENIC_TX_STAT(tx_multicast_frames_ok),
  74. ENIC_TX_STAT(tx_broadcast_frames_ok),
  75. ENIC_TX_STAT(tx_bytes_ok),
  76. ENIC_TX_STAT(tx_unicast_bytes_ok),
  77. ENIC_TX_STAT(tx_multicast_bytes_ok),
  78. ENIC_TX_STAT(tx_broadcast_bytes_ok),
  79. ENIC_TX_STAT(tx_drops),
  80. ENIC_TX_STAT(tx_errors),
  81. ENIC_TX_STAT(tx_tso),
  82. };
  83. static const struct enic_stat enic_rx_stats[] = {
  84. ENIC_RX_STAT(rx_frames_ok),
  85. ENIC_RX_STAT(rx_frames_total),
  86. ENIC_RX_STAT(rx_unicast_frames_ok),
  87. ENIC_RX_STAT(rx_multicast_frames_ok),
  88. ENIC_RX_STAT(rx_broadcast_frames_ok),
  89. ENIC_RX_STAT(rx_bytes_ok),
  90. ENIC_RX_STAT(rx_unicast_bytes_ok),
  91. ENIC_RX_STAT(rx_multicast_bytes_ok),
  92. ENIC_RX_STAT(rx_broadcast_bytes_ok),
  93. ENIC_RX_STAT(rx_drop),
  94. ENIC_RX_STAT(rx_no_bufs),
  95. ENIC_RX_STAT(rx_errors),
  96. ENIC_RX_STAT(rx_rss),
  97. ENIC_RX_STAT(rx_crc_errors),
  98. ENIC_RX_STAT(rx_frames_64),
  99. ENIC_RX_STAT(rx_frames_127),
  100. ENIC_RX_STAT(rx_frames_255),
  101. ENIC_RX_STAT(rx_frames_511),
  102. ENIC_RX_STAT(rx_frames_1023),
  103. ENIC_RX_STAT(rx_frames_1518),
  104. ENIC_RX_STAT(rx_frames_to_max),
  105. };
  106. static const unsigned int enic_n_tx_stats = ARRAY_SIZE(enic_tx_stats);
  107. static const unsigned int enic_n_rx_stats = ARRAY_SIZE(enic_rx_stats);
  108. static int enic_is_dynamic(struct enic *enic)
  109. {
  110. return enic->pdev->device == PCI_DEVICE_ID_CISCO_VIC_ENET_DYN;
  111. }
  112. static inline unsigned int enic_cq_rq(struct enic *enic, unsigned int rq)
  113. {
  114. return rq;
  115. }
  116. static inline unsigned int enic_cq_wq(struct enic *enic, unsigned int wq)
  117. {
  118. return enic->rq_count + wq;
  119. }
  120. static inline unsigned int enic_legacy_io_intr(void)
  121. {
  122. return 0;
  123. }
  124. static inline unsigned int enic_legacy_err_intr(void)
  125. {
  126. return 1;
  127. }
  128. static inline unsigned int enic_legacy_notify_intr(void)
  129. {
  130. return 2;
  131. }
  132. static inline unsigned int enic_msix_rq_intr(struct enic *enic, unsigned int rq)
  133. {
  134. return rq;
  135. }
  136. static inline unsigned int enic_msix_wq_intr(struct enic *enic, unsigned int wq)
  137. {
  138. return enic->rq_count + wq;
  139. }
  140. static inline unsigned int enic_msix_err_intr(struct enic *enic)
  141. {
  142. return enic->rq_count + enic->wq_count;
  143. }
  144. static inline unsigned int enic_msix_notify_intr(struct enic *enic)
  145. {
  146. return enic->rq_count + enic->wq_count + 1;
  147. }
  148. static int enic_get_settings(struct net_device *netdev,
  149. struct ethtool_cmd *ecmd)
  150. {
  151. struct enic *enic = netdev_priv(netdev);
  152. ecmd->supported = (SUPPORTED_10000baseT_Full | SUPPORTED_FIBRE);
  153. ecmd->advertising = (ADVERTISED_10000baseT_Full | ADVERTISED_FIBRE);
  154. ecmd->port = PORT_FIBRE;
  155. ecmd->transceiver = XCVR_EXTERNAL;
  156. if (netif_carrier_ok(netdev)) {
  157. ecmd->speed = vnic_dev_port_speed(enic->vdev);
  158. ecmd->duplex = DUPLEX_FULL;
  159. } else {
  160. ecmd->speed = -1;
  161. ecmd->duplex = -1;
  162. }
  163. ecmd->autoneg = AUTONEG_DISABLE;
  164. return 0;
  165. }
  166. static int enic_dev_fw_info(struct enic *enic,
  167. struct vnic_devcmd_fw_info **fw_info)
  168. {
  169. int err;
  170. spin_lock(&enic->devcmd_lock);
  171. err = vnic_dev_fw_info(enic->vdev, fw_info);
  172. spin_unlock(&enic->devcmd_lock);
  173. return err;
  174. }
  175. static void enic_get_drvinfo(struct net_device *netdev,
  176. struct ethtool_drvinfo *drvinfo)
  177. {
  178. struct enic *enic = netdev_priv(netdev);
  179. struct vnic_devcmd_fw_info *fw_info;
  180. enic_dev_fw_info(enic, &fw_info);
  181. strncpy(drvinfo->driver, DRV_NAME, sizeof(drvinfo->driver));
  182. strncpy(drvinfo->version, DRV_VERSION, sizeof(drvinfo->version));
  183. strncpy(drvinfo->fw_version, fw_info->fw_version,
  184. sizeof(drvinfo->fw_version));
  185. strncpy(drvinfo->bus_info, pci_name(enic->pdev),
  186. sizeof(drvinfo->bus_info));
  187. }
  188. static void enic_get_strings(struct net_device *netdev, u32 stringset, u8 *data)
  189. {
  190. unsigned int i;
  191. switch (stringset) {
  192. case ETH_SS_STATS:
  193. for (i = 0; i < enic_n_tx_stats; i++) {
  194. memcpy(data, enic_tx_stats[i].name, ETH_GSTRING_LEN);
  195. data += ETH_GSTRING_LEN;
  196. }
  197. for (i = 0; i < enic_n_rx_stats; i++) {
  198. memcpy(data, enic_rx_stats[i].name, ETH_GSTRING_LEN);
  199. data += ETH_GSTRING_LEN;
  200. }
  201. break;
  202. }
  203. }
  204. static int enic_get_sset_count(struct net_device *netdev, int sset)
  205. {
  206. switch (sset) {
  207. case ETH_SS_STATS:
  208. return enic_n_tx_stats + enic_n_rx_stats;
  209. default:
  210. return -EOPNOTSUPP;
  211. }
  212. }
  213. static int enic_dev_stats_dump(struct enic *enic, struct vnic_stats **vstats)
  214. {
  215. int err;
  216. spin_lock(&enic->devcmd_lock);
  217. err = vnic_dev_stats_dump(enic->vdev, vstats);
  218. spin_unlock(&enic->devcmd_lock);
  219. return err;
  220. }
  221. static void enic_get_ethtool_stats(struct net_device *netdev,
  222. struct ethtool_stats *stats, u64 *data)
  223. {
  224. struct enic *enic = netdev_priv(netdev);
  225. struct vnic_stats *vstats;
  226. unsigned int i;
  227. enic_dev_stats_dump(enic, &vstats);
  228. for (i = 0; i < enic_n_tx_stats; i++)
  229. *(data++) = ((u64 *)&vstats->tx)[enic_tx_stats[i].offset];
  230. for (i = 0; i < enic_n_rx_stats; i++)
  231. *(data++) = ((u64 *)&vstats->rx)[enic_rx_stats[i].offset];
  232. }
  233. static u32 enic_get_rx_csum(struct net_device *netdev)
  234. {
  235. struct enic *enic = netdev_priv(netdev);
  236. return enic->csum_rx_enabled;
  237. }
  238. static int enic_set_rx_csum(struct net_device *netdev, u32 data)
  239. {
  240. struct enic *enic = netdev_priv(netdev);
  241. if (data && !ENIC_SETTING(enic, RXCSUM))
  242. return -EINVAL;
  243. enic->csum_rx_enabled = !!data;
  244. return 0;
  245. }
  246. static int enic_set_tx_csum(struct net_device *netdev, u32 data)
  247. {
  248. struct enic *enic = netdev_priv(netdev);
  249. if (data && !ENIC_SETTING(enic, TXCSUM))
  250. return -EINVAL;
  251. if (data)
  252. netdev->features |= NETIF_F_HW_CSUM;
  253. else
  254. netdev->features &= ~NETIF_F_HW_CSUM;
  255. return 0;
  256. }
  257. static int enic_set_tso(struct net_device *netdev, u32 data)
  258. {
  259. struct enic *enic = netdev_priv(netdev);
  260. if (data && !ENIC_SETTING(enic, TSO))
  261. return -EINVAL;
  262. if (data)
  263. netdev->features |=
  264. NETIF_F_TSO | NETIF_F_TSO6 | NETIF_F_TSO_ECN;
  265. else
  266. netdev->features &=
  267. ~(NETIF_F_TSO | NETIF_F_TSO6 | NETIF_F_TSO_ECN);
  268. return 0;
  269. }
  270. static u32 enic_get_msglevel(struct net_device *netdev)
  271. {
  272. struct enic *enic = netdev_priv(netdev);
  273. return enic->msg_enable;
  274. }
  275. static void enic_set_msglevel(struct net_device *netdev, u32 value)
  276. {
  277. struct enic *enic = netdev_priv(netdev);
  278. enic->msg_enable = value;
  279. }
  280. static int enic_get_coalesce(struct net_device *netdev,
  281. struct ethtool_coalesce *ecmd)
  282. {
  283. struct enic *enic = netdev_priv(netdev);
  284. ecmd->tx_coalesce_usecs = enic->tx_coalesce_usecs;
  285. ecmd->rx_coalesce_usecs = enic->rx_coalesce_usecs;
  286. return 0;
  287. }
  288. static int enic_set_coalesce(struct net_device *netdev,
  289. struct ethtool_coalesce *ecmd)
  290. {
  291. struct enic *enic = netdev_priv(netdev);
  292. u32 tx_coalesce_usecs;
  293. u32 rx_coalesce_usecs;
  294. unsigned int i, intr;
  295. tx_coalesce_usecs = min_t(u32,
  296. INTR_COALESCE_HW_TO_USEC(VNIC_INTR_TIMER_MAX),
  297. ecmd->tx_coalesce_usecs);
  298. rx_coalesce_usecs = min_t(u32,
  299. INTR_COALESCE_HW_TO_USEC(VNIC_INTR_TIMER_MAX),
  300. ecmd->rx_coalesce_usecs);
  301. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  302. case VNIC_DEV_INTR_MODE_INTX:
  303. if (tx_coalesce_usecs != rx_coalesce_usecs)
  304. return -EINVAL;
  305. intr = enic_legacy_io_intr();
  306. vnic_intr_coalescing_timer_set(&enic->intr[intr],
  307. INTR_COALESCE_USEC_TO_HW(tx_coalesce_usecs));
  308. break;
  309. case VNIC_DEV_INTR_MODE_MSI:
  310. if (tx_coalesce_usecs != rx_coalesce_usecs)
  311. return -EINVAL;
  312. vnic_intr_coalescing_timer_set(&enic->intr[0],
  313. INTR_COALESCE_USEC_TO_HW(tx_coalesce_usecs));
  314. break;
  315. case VNIC_DEV_INTR_MODE_MSIX:
  316. for (i = 0; i < enic->wq_count; i++) {
  317. intr = enic_msix_wq_intr(enic, i);
  318. vnic_intr_coalescing_timer_set(&enic->intr[intr],
  319. INTR_COALESCE_USEC_TO_HW(tx_coalesce_usecs));
  320. }
  321. for (i = 0; i < enic->rq_count; i++) {
  322. intr = enic_msix_rq_intr(enic, i);
  323. vnic_intr_coalescing_timer_set(&enic->intr[intr],
  324. INTR_COALESCE_USEC_TO_HW(rx_coalesce_usecs));
  325. }
  326. break;
  327. default:
  328. break;
  329. }
  330. enic->tx_coalesce_usecs = tx_coalesce_usecs;
  331. enic->rx_coalesce_usecs = rx_coalesce_usecs;
  332. return 0;
  333. }
  334. static const struct ethtool_ops enic_ethtool_ops = {
  335. .get_settings = enic_get_settings,
  336. .get_drvinfo = enic_get_drvinfo,
  337. .get_msglevel = enic_get_msglevel,
  338. .set_msglevel = enic_set_msglevel,
  339. .get_link = ethtool_op_get_link,
  340. .get_strings = enic_get_strings,
  341. .get_sset_count = enic_get_sset_count,
  342. .get_ethtool_stats = enic_get_ethtool_stats,
  343. .get_rx_csum = enic_get_rx_csum,
  344. .set_rx_csum = enic_set_rx_csum,
  345. .get_tx_csum = ethtool_op_get_tx_csum,
  346. .set_tx_csum = enic_set_tx_csum,
  347. .get_sg = ethtool_op_get_sg,
  348. .set_sg = ethtool_op_set_sg,
  349. .get_tso = ethtool_op_get_tso,
  350. .set_tso = enic_set_tso,
  351. .get_coalesce = enic_get_coalesce,
  352. .set_coalesce = enic_set_coalesce,
  353. .get_flags = ethtool_op_get_flags,
  354. };
  355. static void enic_free_wq_buf(struct vnic_wq *wq, struct vnic_wq_buf *buf)
  356. {
  357. struct enic *enic = vnic_dev_priv(wq->vdev);
  358. if (buf->sop)
  359. pci_unmap_single(enic->pdev, buf->dma_addr,
  360. buf->len, PCI_DMA_TODEVICE);
  361. else
  362. pci_unmap_page(enic->pdev, buf->dma_addr,
  363. buf->len, PCI_DMA_TODEVICE);
  364. if (buf->os_buf)
  365. dev_kfree_skb_any(buf->os_buf);
  366. }
  367. static void enic_wq_free_buf(struct vnic_wq *wq,
  368. struct cq_desc *cq_desc, struct vnic_wq_buf *buf, void *opaque)
  369. {
  370. enic_free_wq_buf(wq, buf);
  371. }
  372. static int enic_wq_service(struct vnic_dev *vdev, struct cq_desc *cq_desc,
  373. u8 type, u16 q_number, u16 completed_index, void *opaque)
  374. {
  375. struct enic *enic = vnic_dev_priv(vdev);
  376. spin_lock(&enic->wq_lock[q_number]);
  377. vnic_wq_service(&enic->wq[q_number], cq_desc,
  378. completed_index, enic_wq_free_buf,
  379. opaque);
  380. if (netif_queue_stopped(enic->netdev) &&
  381. vnic_wq_desc_avail(&enic->wq[q_number]) >=
  382. (MAX_SKB_FRAGS + ENIC_DESC_MAX_SPLITS))
  383. netif_wake_queue(enic->netdev);
  384. spin_unlock(&enic->wq_lock[q_number]);
  385. return 0;
  386. }
  387. static void enic_log_q_error(struct enic *enic)
  388. {
  389. unsigned int i;
  390. u32 error_status;
  391. for (i = 0; i < enic->wq_count; i++) {
  392. error_status = vnic_wq_error_status(&enic->wq[i]);
  393. if (error_status)
  394. netdev_err(enic->netdev, "WQ[%d] error_status %d\n",
  395. i, error_status);
  396. }
  397. for (i = 0; i < enic->rq_count; i++) {
  398. error_status = vnic_rq_error_status(&enic->rq[i]);
  399. if (error_status)
  400. netdev_err(enic->netdev, "RQ[%d] error_status %d\n",
  401. i, error_status);
  402. }
  403. }
  404. static void enic_msglvl_check(struct enic *enic)
  405. {
  406. u32 msg_enable = vnic_dev_msg_lvl(enic->vdev);
  407. if (msg_enable != enic->msg_enable) {
  408. netdev_info(enic->netdev, "msg lvl changed from 0x%x to 0x%x\n",
  409. enic->msg_enable, msg_enable);
  410. enic->msg_enable = msg_enable;
  411. }
  412. }
  413. static void enic_mtu_check(struct enic *enic)
  414. {
  415. u32 mtu = vnic_dev_mtu(enic->vdev);
  416. struct net_device *netdev = enic->netdev;
  417. if (mtu && mtu != enic->port_mtu) {
  418. enic->port_mtu = mtu;
  419. if (mtu < netdev->mtu)
  420. netdev_warn(netdev,
  421. "interface MTU (%d) set higher "
  422. "than switch port MTU (%d)\n",
  423. netdev->mtu, mtu);
  424. }
  425. }
  426. static void enic_link_check(struct enic *enic)
  427. {
  428. int link_status = vnic_dev_link_status(enic->vdev);
  429. int carrier_ok = netif_carrier_ok(enic->netdev);
  430. if (link_status && !carrier_ok) {
  431. netdev_info(enic->netdev, "Link UP\n");
  432. netif_carrier_on(enic->netdev);
  433. } else if (!link_status && carrier_ok) {
  434. netdev_info(enic->netdev, "Link DOWN\n");
  435. netif_carrier_off(enic->netdev);
  436. }
  437. }
  438. static void enic_notify_check(struct enic *enic)
  439. {
  440. enic_msglvl_check(enic);
  441. enic_mtu_check(enic);
  442. enic_link_check(enic);
  443. }
  444. #define ENIC_TEST_INTR(pba, i) (pba & (1 << i))
  445. static irqreturn_t enic_isr_legacy(int irq, void *data)
  446. {
  447. struct net_device *netdev = data;
  448. struct enic *enic = netdev_priv(netdev);
  449. unsigned int io_intr = enic_legacy_io_intr();
  450. unsigned int err_intr = enic_legacy_err_intr();
  451. unsigned int notify_intr = enic_legacy_notify_intr();
  452. u32 pba;
  453. vnic_intr_mask(&enic->intr[io_intr]);
  454. pba = vnic_intr_legacy_pba(enic->legacy_pba);
  455. if (!pba) {
  456. vnic_intr_unmask(&enic->intr[io_intr]);
  457. return IRQ_NONE; /* not our interrupt */
  458. }
  459. if (ENIC_TEST_INTR(pba, notify_intr)) {
  460. vnic_intr_return_all_credits(&enic->intr[notify_intr]);
  461. enic_notify_check(enic);
  462. }
  463. if (ENIC_TEST_INTR(pba, err_intr)) {
  464. vnic_intr_return_all_credits(&enic->intr[err_intr]);
  465. enic_log_q_error(enic);
  466. /* schedule recovery from WQ/RQ error */
  467. schedule_work(&enic->reset);
  468. return IRQ_HANDLED;
  469. }
  470. if (ENIC_TEST_INTR(pba, io_intr)) {
  471. if (napi_schedule_prep(&enic->napi[0]))
  472. __napi_schedule(&enic->napi[0]);
  473. } else {
  474. vnic_intr_unmask(&enic->intr[io_intr]);
  475. }
  476. return IRQ_HANDLED;
  477. }
  478. static irqreturn_t enic_isr_msi(int irq, void *data)
  479. {
  480. struct enic *enic = data;
  481. /* With MSI, there is no sharing of interrupts, so this is
  482. * our interrupt and there is no need to ack it. The device
  483. * is not providing per-vector masking, so the OS will not
  484. * write to PCI config space to mask/unmask the interrupt.
  485. * We're using mask_on_assertion for MSI, so the device
  486. * automatically masks the interrupt when the interrupt is
  487. * generated. Later, when exiting polling, the interrupt
  488. * will be unmasked (see enic_poll).
  489. *
  490. * Also, the device uses the same PCIe Traffic Class (TC)
  491. * for Memory Write data and MSI, so there are no ordering
  492. * issues; the MSI will always arrive at the Root Complex
  493. * _after_ corresponding Memory Writes (i.e. descriptor
  494. * writes).
  495. */
  496. napi_schedule(&enic->napi[0]);
  497. return IRQ_HANDLED;
  498. }
  499. static irqreturn_t enic_isr_msix_rq(int irq, void *data)
  500. {
  501. struct napi_struct *napi = data;
  502. /* schedule NAPI polling for RQ cleanup */
  503. napi_schedule(napi);
  504. return IRQ_HANDLED;
  505. }
  506. static irqreturn_t enic_isr_msix_wq(int irq, void *data)
  507. {
  508. struct enic *enic = data;
  509. unsigned int cq = enic_cq_wq(enic, 0);
  510. unsigned int intr = enic_msix_wq_intr(enic, 0);
  511. unsigned int wq_work_to_do = -1; /* no limit */
  512. unsigned int wq_work_done;
  513. wq_work_done = vnic_cq_service(&enic->cq[cq],
  514. wq_work_to_do, enic_wq_service, NULL);
  515. vnic_intr_return_credits(&enic->intr[intr],
  516. wq_work_done,
  517. 1 /* unmask intr */,
  518. 1 /* reset intr timer */);
  519. return IRQ_HANDLED;
  520. }
  521. static irqreturn_t enic_isr_msix_err(int irq, void *data)
  522. {
  523. struct enic *enic = data;
  524. unsigned int intr = enic_msix_err_intr(enic);
  525. vnic_intr_return_all_credits(&enic->intr[intr]);
  526. enic_log_q_error(enic);
  527. /* schedule recovery from WQ/RQ error */
  528. schedule_work(&enic->reset);
  529. return IRQ_HANDLED;
  530. }
  531. static irqreturn_t enic_isr_msix_notify(int irq, void *data)
  532. {
  533. struct enic *enic = data;
  534. unsigned int intr = enic_msix_notify_intr(enic);
  535. vnic_intr_return_all_credits(&enic->intr[intr]);
  536. enic_notify_check(enic);
  537. return IRQ_HANDLED;
  538. }
  539. static inline void enic_queue_wq_skb_cont(struct enic *enic,
  540. struct vnic_wq *wq, struct sk_buff *skb,
  541. unsigned int len_left, int loopback)
  542. {
  543. skb_frag_t *frag;
  544. /* Queue additional data fragments */
  545. for (frag = skb_shinfo(skb)->frags; len_left; frag++) {
  546. len_left -= frag->size;
  547. enic_queue_wq_desc_cont(wq, skb,
  548. pci_map_page(enic->pdev, frag->page,
  549. frag->page_offset, frag->size,
  550. PCI_DMA_TODEVICE),
  551. frag->size,
  552. (len_left == 0), /* EOP? */
  553. loopback);
  554. }
  555. }
  556. static inline void enic_queue_wq_skb_vlan(struct enic *enic,
  557. struct vnic_wq *wq, struct sk_buff *skb,
  558. int vlan_tag_insert, unsigned int vlan_tag, int loopback)
  559. {
  560. unsigned int head_len = skb_headlen(skb);
  561. unsigned int len_left = skb->len - head_len;
  562. int eop = (len_left == 0);
  563. /* Queue the main skb fragment. The fragments are no larger
  564. * than max MTU(9000)+ETH_HDR_LEN(14) bytes, which is less
  565. * than WQ_ENET_MAX_DESC_LEN length. So only one descriptor
  566. * per fragment is queued.
  567. */
  568. enic_queue_wq_desc(wq, skb,
  569. pci_map_single(enic->pdev, skb->data,
  570. head_len, PCI_DMA_TODEVICE),
  571. head_len,
  572. vlan_tag_insert, vlan_tag,
  573. eop, loopback);
  574. if (!eop)
  575. enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
  576. }
  577. static inline void enic_queue_wq_skb_csum_l4(struct enic *enic,
  578. struct vnic_wq *wq, struct sk_buff *skb,
  579. int vlan_tag_insert, unsigned int vlan_tag, int loopback)
  580. {
  581. unsigned int head_len = skb_headlen(skb);
  582. unsigned int len_left = skb->len - head_len;
  583. unsigned int hdr_len = skb_transport_offset(skb);
  584. unsigned int csum_offset = hdr_len + skb->csum_offset;
  585. int eop = (len_left == 0);
  586. /* Queue the main skb fragment. The fragments are no larger
  587. * than max MTU(9000)+ETH_HDR_LEN(14) bytes, which is less
  588. * than WQ_ENET_MAX_DESC_LEN length. So only one descriptor
  589. * per fragment is queued.
  590. */
  591. enic_queue_wq_desc_csum_l4(wq, skb,
  592. pci_map_single(enic->pdev, skb->data,
  593. head_len, PCI_DMA_TODEVICE),
  594. head_len,
  595. csum_offset,
  596. hdr_len,
  597. vlan_tag_insert, vlan_tag,
  598. eop, loopback);
  599. if (!eop)
  600. enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
  601. }
  602. static inline void enic_queue_wq_skb_tso(struct enic *enic,
  603. struct vnic_wq *wq, struct sk_buff *skb, unsigned int mss,
  604. int vlan_tag_insert, unsigned int vlan_tag, int loopback)
  605. {
  606. unsigned int frag_len_left = skb_headlen(skb);
  607. unsigned int len_left = skb->len - frag_len_left;
  608. unsigned int hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
  609. int eop = (len_left == 0);
  610. unsigned int len;
  611. dma_addr_t dma_addr;
  612. unsigned int offset = 0;
  613. skb_frag_t *frag;
  614. /* Preload TCP csum field with IP pseudo hdr calculated
  615. * with IP length set to zero. HW will later add in length
  616. * to each TCP segment resulting from the TSO.
  617. */
  618. if (skb->protocol == cpu_to_be16(ETH_P_IP)) {
  619. ip_hdr(skb)->check = 0;
  620. tcp_hdr(skb)->check = ~csum_tcpudp_magic(ip_hdr(skb)->saddr,
  621. ip_hdr(skb)->daddr, 0, IPPROTO_TCP, 0);
  622. } else if (skb->protocol == cpu_to_be16(ETH_P_IPV6)) {
  623. tcp_hdr(skb)->check = ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
  624. &ipv6_hdr(skb)->daddr, 0, IPPROTO_TCP, 0);
  625. }
  626. /* Queue WQ_ENET_MAX_DESC_LEN length descriptors
  627. * for the main skb fragment
  628. */
  629. while (frag_len_left) {
  630. len = min(frag_len_left, (unsigned int)WQ_ENET_MAX_DESC_LEN);
  631. dma_addr = pci_map_single(enic->pdev, skb->data + offset,
  632. len, PCI_DMA_TODEVICE);
  633. enic_queue_wq_desc_tso(wq, skb,
  634. dma_addr,
  635. len,
  636. mss, hdr_len,
  637. vlan_tag_insert, vlan_tag,
  638. eop && (len == frag_len_left), loopback);
  639. frag_len_left -= len;
  640. offset += len;
  641. }
  642. if (eop)
  643. return;
  644. /* Queue WQ_ENET_MAX_DESC_LEN length descriptors
  645. * for additional data fragments
  646. */
  647. for (frag = skb_shinfo(skb)->frags; len_left; frag++) {
  648. len_left -= frag->size;
  649. frag_len_left = frag->size;
  650. offset = frag->page_offset;
  651. while (frag_len_left) {
  652. len = min(frag_len_left,
  653. (unsigned int)WQ_ENET_MAX_DESC_LEN);
  654. dma_addr = pci_map_page(enic->pdev, frag->page,
  655. offset, len,
  656. PCI_DMA_TODEVICE);
  657. enic_queue_wq_desc_cont(wq, skb,
  658. dma_addr,
  659. len,
  660. (len_left == 0) &&
  661. (len == frag_len_left), /* EOP? */
  662. loopback);
  663. frag_len_left -= len;
  664. offset += len;
  665. }
  666. }
  667. }
  668. static inline void enic_queue_wq_skb(struct enic *enic,
  669. struct vnic_wq *wq, struct sk_buff *skb)
  670. {
  671. unsigned int mss = skb_shinfo(skb)->gso_size;
  672. unsigned int vlan_tag = 0;
  673. int vlan_tag_insert = 0;
  674. int loopback = 0;
  675. if (vlan_tx_tag_present(skb)) {
  676. /* VLAN tag from trunking driver */
  677. vlan_tag_insert = 1;
  678. vlan_tag = vlan_tx_tag_get(skb);
  679. } else if (enic->loop_enable) {
  680. vlan_tag = enic->loop_tag;
  681. loopback = 1;
  682. }
  683. if (mss)
  684. enic_queue_wq_skb_tso(enic, wq, skb, mss,
  685. vlan_tag_insert, vlan_tag, loopback);
  686. else if (skb->ip_summed == CHECKSUM_PARTIAL)
  687. enic_queue_wq_skb_csum_l4(enic, wq, skb,
  688. vlan_tag_insert, vlan_tag, loopback);
  689. else
  690. enic_queue_wq_skb_vlan(enic, wq, skb,
  691. vlan_tag_insert, vlan_tag, loopback);
  692. }
  693. /* netif_tx_lock held, process context with BHs disabled, or BH */
  694. static netdev_tx_t enic_hard_start_xmit(struct sk_buff *skb,
  695. struct net_device *netdev)
  696. {
  697. struct enic *enic = netdev_priv(netdev);
  698. struct vnic_wq *wq = &enic->wq[0];
  699. unsigned long flags;
  700. if (skb->len <= 0) {
  701. dev_kfree_skb(skb);
  702. return NETDEV_TX_OK;
  703. }
  704. /* Non-TSO sends must fit within ENIC_NON_TSO_MAX_DESC descs,
  705. * which is very likely. In the off chance it's going to take
  706. * more than * ENIC_NON_TSO_MAX_DESC, linearize the skb.
  707. */
  708. if (skb_shinfo(skb)->gso_size == 0 &&
  709. skb_shinfo(skb)->nr_frags + 1 > ENIC_NON_TSO_MAX_DESC &&
  710. skb_linearize(skb)) {
  711. dev_kfree_skb(skb);
  712. return NETDEV_TX_OK;
  713. }
  714. spin_lock_irqsave(&enic->wq_lock[0], flags);
  715. if (vnic_wq_desc_avail(wq) <
  716. skb_shinfo(skb)->nr_frags + ENIC_DESC_MAX_SPLITS) {
  717. netif_stop_queue(netdev);
  718. /* This is a hard error, log it */
  719. netdev_err(netdev, "BUG! Tx ring full when queue awake!\n");
  720. spin_unlock_irqrestore(&enic->wq_lock[0], flags);
  721. return NETDEV_TX_BUSY;
  722. }
  723. enic_queue_wq_skb(enic, wq, skb);
  724. if (vnic_wq_desc_avail(wq) < MAX_SKB_FRAGS + ENIC_DESC_MAX_SPLITS)
  725. netif_stop_queue(netdev);
  726. spin_unlock_irqrestore(&enic->wq_lock[0], flags);
  727. return NETDEV_TX_OK;
  728. }
  729. /* dev_base_lock rwlock held, nominally process context */
  730. static struct net_device_stats *enic_get_stats(struct net_device *netdev)
  731. {
  732. struct enic *enic = netdev_priv(netdev);
  733. struct net_device_stats *net_stats = &netdev->stats;
  734. struct vnic_stats *stats;
  735. enic_dev_stats_dump(enic, &stats);
  736. net_stats->tx_packets = stats->tx.tx_frames_ok;
  737. net_stats->tx_bytes = stats->tx.tx_bytes_ok;
  738. net_stats->tx_errors = stats->tx.tx_errors;
  739. net_stats->tx_dropped = stats->tx.tx_drops;
  740. net_stats->rx_packets = stats->rx.rx_frames_ok;
  741. net_stats->rx_bytes = stats->rx.rx_bytes_ok;
  742. net_stats->rx_errors = stats->rx.rx_errors;
  743. net_stats->multicast = stats->rx.rx_multicast_frames_ok;
  744. net_stats->rx_over_errors = enic->rq_truncated_pkts;
  745. net_stats->rx_crc_errors = enic->rq_bad_fcs;
  746. net_stats->rx_dropped = stats->rx.rx_no_bufs + stats->rx.rx_drop;
  747. return net_stats;
  748. }
  749. static void enic_reset_multicast_list(struct enic *enic)
  750. {
  751. enic->mc_count = 0;
  752. enic->flags = 0;
  753. }
  754. static int enic_set_mac_addr(struct net_device *netdev, char *addr)
  755. {
  756. struct enic *enic = netdev_priv(netdev);
  757. if (enic_is_dynamic(enic)) {
  758. if (!is_valid_ether_addr(addr) && !is_zero_ether_addr(addr))
  759. return -EADDRNOTAVAIL;
  760. } else {
  761. if (!is_valid_ether_addr(addr))
  762. return -EADDRNOTAVAIL;
  763. }
  764. memcpy(netdev->dev_addr, addr, netdev->addr_len);
  765. return 0;
  766. }
  767. static int enic_dev_add_station_addr(struct enic *enic)
  768. {
  769. int err = 0;
  770. if (is_valid_ether_addr(enic->netdev->dev_addr)) {
  771. spin_lock(&enic->devcmd_lock);
  772. err = vnic_dev_add_addr(enic->vdev, enic->netdev->dev_addr);
  773. spin_unlock(&enic->devcmd_lock);
  774. }
  775. return err;
  776. }
  777. static int enic_dev_del_station_addr(struct enic *enic)
  778. {
  779. int err = 0;
  780. if (is_valid_ether_addr(enic->netdev->dev_addr)) {
  781. spin_lock(&enic->devcmd_lock);
  782. err = vnic_dev_del_addr(enic->vdev, enic->netdev->dev_addr);
  783. spin_unlock(&enic->devcmd_lock);
  784. }
  785. return err;
  786. }
  787. static int enic_set_mac_address_dynamic(struct net_device *netdev, void *p)
  788. {
  789. struct enic *enic = netdev_priv(netdev);
  790. struct sockaddr *saddr = p;
  791. char *addr = saddr->sa_data;
  792. int err;
  793. if (netif_running(enic->netdev)) {
  794. err = enic_dev_del_station_addr(enic);
  795. if (err)
  796. return err;
  797. }
  798. err = enic_set_mac_addr(netdev, addr);
  799. if (err)
  800. return err;
  801. if (netif_running(enic->netdev)) {
  802. err = enic_dev_add_station_addr(enic);
  803. if (err)
  804. return err;
  805. }
  806. return err;
  807. }
  808. static int enic_set_mac_address(struct net_device *netdev, void *p)
  809. {
  810. struct sockaddr *saddr = p;
  811. char *addr = saddr->sa_data;
  812. struct enic *enic = netdev_priv(netdev);
  813. int err;
  814. err = enic_dev_del_station_addr(enic);
  815. if (err)
  816. return err;
  817. err = enic_set_mac_addr(netdev, addr);
  818. if (err)
  819. return err;
  820. return enic_dev_add_station_addr(enic);
  821. }
  822. static int enic_dev_packet_filter(struct enic *enic, int directed,
  823. int multicast, int broadcast, int promisc, int allmulti)
  824. {
  825. int err;
  826. spin_lock(&enic->devcmd_lock);
  827. err = vnic_dev_packet_filter(enic->vdev, directed,
  828. multicast, broadcast, promisc, allmulti);
  829. spin_unlock(&enic->devcmd_lock);
  830. return err;
  831. }
  832. static int enic_dev_add_multicast_addr(struct enic *enic, u8 *addr)
  833. {
  834. int err;
  835. spin_lock(&enic->devcmd_lock);
  836. err = vnic_dev_add_addr(enic->vdev, addr);
  837. spin_unlock(&enic->devcmd_lock);
  838. return err;
  839. }
  840. static int enic_dev_del_multicast_addr(struct enic *enic, u8 *addr)
  841. {
  842. int err;
  843. spin_lock(&enic->devcmd_lock);
  844. err = vnic_dev_del_addr(enic->vdev, addr);
  845. spin_unlock(&enic->devcmd_lock);
  846. return err;
  847. }
  848. /* netif_tx_lock held, BHs disabled */
  849. static void enic_set_multicast_list(struct net_device *netdev)
  850. {
  851. struct enic *enic = netdev_priv(netdev);
  852. struct netdev_hw_addr *ha;
  853. int directed = 1;
  854. int multicast = (netdev->flags & IFF_MULTICAST) ? 1 : 0;
  855. int broadcast = (netdev->flags & IFF_BROADCAST) ? 1 : 0;
  856. int promisc = (netdev->flags & IFF_PROMISC) ? 1 : 0;
  857. unsigned int mc_count = netdev_mc_count(netdev);
  858. int allmulti = (netdev->flags & IFF_ALLMULTI) ||
  859. mc_count > ENIC_MULTICAST_PERFECT_FILTERS;
  860. unsigned int flags = netdev->flags | (allmulti ? IFF_ALLMULTI : 0);
  861. u8 mc_addr[ENIC_MULTICAST_PERFECT_FILTERS][ETH_ALEN];
  862. unsigned int i, j;
  863. if (mc_count > ENIC_MULTICAST_PERFECT_FILTERS)
  864. mc_count = ENIC_MULTICAST_PERFECT_FILTERS;
  865. if (enic->flags != flags) {
  866. enic->flags = flags;
  867. enic_dev_packet_filter(enic, directed,
  868. multicast, broadcast, promisc, allmulti);
  869. }
  870. /* Is there an easier way? Trying to minimize to
  871. * calls to add/del multicast addrs. We keep the
  872. * addrs from the last call in enic->mc_addr and
  873. * look for changes to add/del.
  874. */
  875. i = 0;
  876. netdev_for_each_mc_addr(ha, netdev) {
  877. if (i == mc_count)
  878. break;
  879. memcpy(mc_addr[i++], ha->addr, ETH_ALEN);
  880. }
  881. for (i = 0; i < enic->mc_count; i++) {
  882. for (j = 0; j < mc_count; j++)
  883. if (compare_ether_addr(enic->mc_addr[i],
  884. mc_addr[j]) == 0)
  885. break;
  886. if (j == mc_count)
  887. enic_dev_del_multicast_addr(enic, enic->mc_addr[i]);
  888. }
  889. for (i = 0; i < mc_count; i++) {
  890. for (j = 0; j < enic->mc_count; j++)
  891. if (compare_ether_addr(mc_addr[i],
  892. enic->mc_addr[j]) == 0)
  893. break;
  894. if (j == enic->mc_count)
  895. enic_dev_add_multicast_addr(enic, mc_addr[i]);
  896. }
  897. /* Save the list to compare against next time
  898. */
  899. for (i = 0; i < mc_count; i++)
  900. memcpy(enic->mc_addr[i], mc_addr[i], ETH_ALEN);
  901. enic->mc_count = mc_count;
  902. }
  903. /* rtnl lock is held */
  904. static void enic_vlan_rx_register(struct net_device *netdev,
  905. struct vlan_group *vlan_group)
  906. {
  907. struct enic *enic = netdev_priv(netdev);
  908. enic->vlan_group = vlan_group;
  909. }
  910. /* rtnl lock is held */
  911. static void enic_vlan_rx_add_vid(struct net_device *netdev, u16 vid)
  912. {
  913. struct enic *enic = netdev_priv(netdev);
  914. spin_lock(&enic->devcmd_lock);
  915. enic_add_vlan(enic, vid);
  916. spin_unlock(&enic->devcmd_lock);
  917. }
  918. /* rtnl lock is held */
  919. static void enic_vlan_rx_kill_vid(struct net_device *netdev, u16 vid)
  920. {
  921. struct enic *enic = netdev_priv(netdev);
  922. spin_lock(&enic->devcmd_lock);
  923. enic_del_vlan(enic, vid);
  924. spin_unlock(&enic->devcmd_lock);
  925. }
  926. /* netif_tx_lock held, BHs disabled */
  927. static void enic_tx_timeout(struct net_device *netdev)
  928. {
  929. struct enic *enic = netdev_priv(netdev);
  930. schedule_work(&enic->reset);
  931. }
  932. static int enic_vnic_dev_deinit(struct enic *enic)
  933. {
  934. int err;
  935. spin_lock(&enic->devcmd_lock);
  936. err = vnic_dev_deinit(enic->vdev);
  937. spin_unlock(&enic->devcmd_lock);
  938. return err;
  939. }
  940. static int enic_dev_init_prov(struct enic *enic, struct vic_provinfo *vp)
  941. {
  942. int err;
  943. spin_lock(&enic->devcmd_lock);
  944. err = vnic_dev_init_prov(enic->vdev,
  945. (u8 *)vp, vic_provinfo_size(vp));
  946. spin_unlock(&enic->devcmd_lock);
  947. return err;
  948. }
  949. static int enic_dev_init_done(struct enic *enic, int *done, int *error)
  950. {
  951. int err;
  952. spin_lock(&enic->devcmd_lock);
  953. err = vnic_dev_init_done(enic->vdev, done, error);
  954. spin_unlock(&enic->devcmd_lock);
  955. return err;
  956. }
  957. static int enic_set_port_profile(struct enic *enic, u8 *mac)
  958. {
  959. struct vic_provinfo *vp;
  960. u8 oui[3] = VIC_PROVINFO_CISCO_OUI;
  961. char uuid_str[38];
  962. int err;
  963. err = enic_vnic_dev_deinit(enic);
  964. if (err)
  965. return err;
  966. switch (enic->pp.request) {
  967. case PORT_REQUEST_ASSOCIATE:
  968. if (!(enic->pp.set & ENIC_SET_NAME) || !strlen(enic->pp.name))
  969. return -EINVAL;
  970. if (!is_valid_ether_addr(mac))
  971. return -EADDRNOTAVAIL;
  972. vp = vic_provinfo_alloc(GFP_KERNEL, oui,
  973. VIC_PROVINFO_LINUX_TYPE);
  974. if (!vp)
  975. return -ENOMEM;
  976. vic_provinfo_add_tlv(vp,
  977. VIC_LINUX_PROV_TLV_PORT_PROFILE_NAME_STR,
  978. strlen(enic->pp.name) + 1, enic->pp.name);
  979. vic_provinfo_add_tlv(vp,
  980. VIC_LINUX_PROV_TLV_CLIENT_MAC_ADDR,
  981. ETH_ALEN, mac);
  982. if (enic->pp.set & ENIC_SET_INSTANCE) {
  983. sprintf(uuid_str, "%pUB", enic->pp.instance_uuid);
  984. vic_provinfo_add_tlv(vp,
  985. VIC_LINUX_PROV_TLV_CLIENT_UUID_STR,
  986. sizeof(uuid_str), uuid_str);
  987. }
  988. if (enic->pp.set & ENIC_SET_HOST) {
  989. sprintf(uuid_str, "%pUB", enic->pp.host_uuid);
  990. vic_provinfo_add_tlv(vp,
  991. VIC_LINUX_PROV_TLV_HOST_UUID_STR,
  992. sizeof(uuid_str), uuid_str);
  993. }
  994. err = enic_dev_init_prov(enic, vp);
  995. vic_provinfo_free(vp);
  996. if (err)
  997. return err;
  998. break;
  999. case PORT_REQUEST_DISASSOCIATE:
  1000. break;
  1001. default:
  1002. return -EINVAL;
  1003. }
  1004. enic->pp.set |= ENIC_SET_APPLIED;
  1005. return 0;
  1006. }
  1007. static int enic_set_vf_port(struct net_device *netdev, int vf,
  1008. struct nlattr *port[])
  1009. {
  1010. struct enic *enic = netdev_priv(netdev);
  1011. memset(&enic->pp, 0, sizeof(enic->pp));
  1012. if (port[IFLA_PORT_REQUEST]) {
  1013. enic->pp.set |= ENIC_SET_REQUEST;
  1014. enic->pp.request = nla_get_u8(port[IFLA_PORT_REQUEST]);
  1015. }
  1016. if (port[IFLA_PORT_PROFILE]) {
  1017. enic->pp.set |= ENIC_SET_NAME;
  1018. memcpy(enic->pp.name, nla_data(port[IFLA_PORT_PROFILE]),
  1019. PORT_PROFILE_MAX);
  1020. }
  1021. if (port[IFLA_PORT_INSTANCE_UUID]) {
  1022. enic->pp.set |= ENIC_SET_INSTANCE;
  1023. memcpy(enic->pp.instance_uuid,
  1024. nla_data(port[IFLA_PORT_INSTANCE_UUID]), PORT_UUID_MAX);
  1025. }
  1026. if (port[IFLA_PORT_HOST_UUID]) {
  1027. enic->pp.set |= ENIC_SET_HOST;
  1028. memcpy(enic->pp.host_uuid,
  1029. nla_data(port[IFLA_PORT_HOST_UUID]), PORT_UUID_MAX);
  1030. }
  1031. /* don't support VFs, yet */
  1032. if (vf != PORT_SELF_VF)
  1033. return -EOPNOTSUPP;
  1034. if (!(enic->pp.set & ENIC_SET_REQUEST))
  1035. return -EOPNOTSUPP;
  1036. if (enic->pp.request == PORT_REQUEST_ASSOCIATE) {
  1037. /* If the interface mac addr hasn't been assigned,
  1038. * assign a random mac addr before setting port-
  1039. * profile.
  1040. */
  1041. if (is_zero_ether_addr(netdev->dev_addr))
  1042. random_ether_addr(netdev->dev_addr);
  1043. }
  1044. return enic_set_port_profile(enic, netdev->dev_addr);
  1045. }
  1046. static int enic_get_vf_port(struct net_device *netdev, int vf,
  1047. struct sk_buff *skb)
  1048. {
  1049. struct enic *enic = netdev_priv(netdev);
  1050. int err, error, done;
  1051. u16 response = PORT_PROFILE_RESPONSE_SUCCESS;
  1052. if (!(enic->pp.set & ENIC_SET_APPLIED))
  1053. return -ENODATA;
  1054. err = enic_dev_init_done(enic, &done, &error);
  1055. if (err)
  1056. error = err;
  1057. switch (error) {
  1058. case ERR_SUCCESS:
  1059. if (!done)
  1060. response = PORT_PROFILE_RESPONSE_INPROGRESS;
  1061. break;
  1062. case ERR_EINVAL:
  1063. response = PORT_PROFILE_RESPONSE_INVALID;
  1064. break;
  1065. case ERR_EBADSTATE:
  1066. response = PORT_PROFILE_RESPONSE_BADSTATE;
  1067. break;
  1068. case ERR_ENOMEM:
  1069. response = PORT_PROFILE_RESPONSE_INSUFFICIENT_RESOURCES;
  1070. break;
  1071. default:
  1072. response = PORT_PROFILE_RESPONSE_ERROR;
  1073. break;
  1074. }
  1075. NLA_PUT_U16(skb, IFLA_PORT_REQUEST, enic->pp.request);
  1076. NLA_PUT_U16(skb, IFLA_PORT_RESPONSE, response);
  1077. if (enic->pp.set & ENIC_SET_NAME)
  1078. NLA_PUT(skb, IFLA_PORT_PROFILE, PORT_PROFILE_MAX,
  1079. enic->pp.name);
  1080. if (enic->pp.set & ENIC_SET_INSTANCE)
  1081. NLA_PUT(skb, IFLA_PORT_INSTANCE_UUID, PORT_UUID_MAX,
  1082. enic->pp.instance_uuid);
  1083. if (enic->pp.set & ENIC_SET_HOST)
  1084. NLA_PUT(skb, IFLA_PORT_HOST_UUID, PORT_UUID_MAX,
  1085. enic->pp.host_uuid);
  1086. return 0;
  1087. nla_put_failure:
  1088. return -EMSGSIZE;
  1089. }
  1090. static void enic_free_rq_buf(struct vnic_rq *rq, struct vnic_rq_buf *buf)
  1091. {
  1092. struct enic *enic = vnic_dev_priv(rq->vdev);
  1093. if (!buf->os_buf)
  1094. return;
  1095. pci_unmap_single(enic->pdev, buf->dma_addr,
  1096. buf->len, PCI_DMA_FROMDEVICE);
  1097. dev_kfree_skb_any(buf->os_buf);
  1098. }
  1099. static int enic_rq_alloc_buf(struct vnic_rq *rq)
  1100. {
  1101. struct enic *enic = vnic_dev_priv(rq->vdev);
  1102. struct net_device *netdev = enic->netdev;
  1103. struct sk_buff *skb;
  1104. unsigned int len = netdev->mtu + VLAN_ETH_HLEN;
  1105. unsigned int os_buf_index = 0;
  1106. dma_addr_t dma_addr;
  1107. skb = netdev_alloc_skb_ip_align(netdev, len);
  1108. if (!skb)
  1109. return -ENOMEM;
  1110. dma_addr = pci_map_single(enic->pdev, skb->data,
  1111. len, PCI_DMA_FROMDEVICE);
  1112. enic_queue_rq_desc(rq, skb, os_buf_index,
  1113. dma_addr, len);
  1114. return 0;
  1115. }
  1116. static int enic_rq_alloc_buf_a1(struct vnic_rq *rq)
  1117. {
  1118. struct rq_enet_desc *desc = vnic_rq_next_desc(rq);
  1119. if (vnic_rq_posting_soon(rq)) {
  1120. /* SW workaround for A0 HW erratum: if we're just about
  1121. * to write posted_index, insert a dummy desc
  1122. * of type resvd
  1123. */
  1124. rq_enet_desc_enc(desc, 0, RQ_ENET_TYPE_RESV2, 0);
  1125. vnic_rq_post(rq, 0, 0, 0, 0);
  1126. } else {
  1127. return enic_rq_alloc_buf(rq);
  1128. }
  1129. return 0;
  1130. }
  1131. static int enic_dev_hw_version(struct enic *enic,
  1132. enum vnic_dev_hw_version *hw_ver)
  1133. {
  1134. int err;
  1135. spin_lock(&enic->devcmd_lock);
  1136. err = vnic_dev_hw_version(enic->vdev, hw_ver);
  1137. spin_unlock(&enic->devcmd_lock);
  1138. return err;
  1139. }
  1140. static int enic_set_rq_alloc_buf(struct enic *enic)
  1141. {
  1142. enum vnic_dev_hw_version hw_ver;
  1143. int err;
  1144. err = enic_dev_hw_version(enic, &hw_ver);
  1145. if (err)
  1146. return err;
  1147. switch (hw_ver) {
  1148. case VNIC_DEV_HW_VER_A1:
  1149. enic->rq_alloc_buf = enic_rq_alloc_buf_a1;
  1150. break;
  1151. case VNIC_DEV_HW_VER_A2:
  1152. case VNIC_DEV_HW_VER_UNKNOWN:
  1153. enic->rq_alloc_buf = enic_rq_alloc_buf;
  1154. break;
  1155. default:
  1156. return -ENODEV;
  1157. }
  1158. return 0;
  1159. }
  1160. static void enic_rq_indicate_buf(struct vnic_rq *rq,
  1161. struct cq_desc *cq_desc, struct vnic_rq_buf *buf,
  1162. int skipped, void *opaque)
  1163. {
  1164. struct enic *enic = vnic_dev_priv(rq->vdev);
  1165. struct net_device *netdev = enic->netdev;
  1166. struct sk_buff *skb;
  1167. u8 type, color, eop, sop, ingress_port, vlan_stripped;
  1168. u8 fcoe, fcoe_sof, fcoe_fc_crc_ok, fcoe_enc_error, fcoe_eof;
  1169. u8 tcp_udp_csum_ok, udp, tcp, ipv4_csum_ok;
  1170. u8 ipv6, ipv4, ipv4_fragment, fcs_ok, rss_type, csum_not_calc;
  1171. u8 packet_error;
  1172. u16 q_number, completed_index, bytes_written, vlan_tci, checksum;
  1173. u32 rss_hash;
  1174. if (skipped)
  1175. return;
  1176. skb = buf->os_buf;
  1177. prefetch(skb->data - NET_IP_ALIGN);
  1178. pci_unmap_single(enic->pdev, buf->dma_addr,
  1179. buf->len, PCI_DMA_FROMDEVICE);
  1180. cq_enet_rq_desc_dec((struct cq_enet_rq_desc *)cq_desc,
  1181. &type, &color, &q_number, &completed_index,
  1182. &ingress_port, &fcoe, &eop, &sop, &rss_type,
  1183. &csum_not_calc, &rss_hash, &bytes_written,
  1184. &packet_error, &vlan_stripped, &vlan_tci, &checksum,
  1185. &fcoe_sof, &fcoe_fc_crc_ok, &fcoe_enc_error,
  1186. &fcoe_eof, &tcp_udp_csum_ok, &udp, &tcp,
  1187. &ipv4_csum_ok, &ipv6, &ipv4, &ipv4_fragment,
  1188. &fcs_ok);
  1189. if (packet_error) {
  1190. if (!fcs_ok) {
  1191. if (bytes_written > 0)
  1192. enic->rq_bad_fcs++;
  1193. else if (bytes_written == 0)
  1194. enic->rq_truncated_pkts++;
  1195. }
  1196. dev_kfree_skb_any(skb);
  1197. return;
  1198. }
  1199. if (eop && bytes_written > 0) {
  1200. /* Good receive
  1201. */
  1202. skb_put(skb, bytes_written);
  1203. skb->protocol = eth_type_trans(skb, netdev);
  1204. if (enic->csum_rx_enabled && !csum_not_calc) {
  1205. skb->csum = htons(checksum);
  1206. skb->ip_summed = CHECKSUM_COMPLETE;
  1207. }
  1208. skb->dev = netdev;
  1209. if (enic->vlan_group && vlan_stripped &&
  1210. (vlan_tci & CQ_ENET_RQ_DESC_VLAN_TCI_VLAN_MASK)) {
  1211. if (netdev->features & NETIF_F_GRO)
  1212. vlan_gro_receive(&enic->napi[q_number],
  1213. enic->vlan_group, vlan_tci, skb);
  1214. else
  1215. vlan_hwaccel_receive_skb(skb,
  1216. enic->vlan_group, vlan_tci);
  1217. } else {
  1218. if (netdev->features & NETIF_F_GRO)
  1219. napi_gro_receive(&enic->napi[q_number], skb);
  1220. else
  1221. netif_receive_skb(skb);
  1222. }
  1223. } else {
  1224. /* Buffer overflow
  1225. */
  1226. dev_kfree_skb_any(skb);
  1227. }
  1228. }
  1229. static int enic_rq_service(struct vnic_dev *vdev, struct cq_desc *cq_desc,
  1230. u8 type, u16 q_number, u16 completed_index, void *opaque)
  1231. {
  1232. struct enic *enic = vnic_dev_priv(vdev);
  1233. vnic_rq_service(&enic->rq[q_number], cq_desc,
  1234. completed_index, VNIC_RQ_RETURN_DESC,
  1235. enic_rq_indicate_buf, opaque);
  1236. return 0;
  1237. }
  1238. static int enic_poll(struct napi_struct *napi, int budget)
  1239. {
  1240. struct net_device *netdev = napi->dev;
  1241. struct enic *enic = netdev_priv(netdev);
  1242. unsigned int cq_rq = enic_cq_rq(enic, 0);
  1243. unsigned int cq_wq = enic_cq_wq(enic, 0);
  1244. unsigned int intr = enic_legacy_io_intr();
  1245. unsigned int rq_work_to_do = budget;
  1246. unsigned int wq_work_to_do = -1; /* no limit */
  1247. unsigned int work_done, rq_work_done, wq_work_done;
  1248. int err;
  1249. /* Service RQ (first) and WQ
  1250. */
  1251. rq_work_done = vnic_cq_service(&enic->cq[cq_rq],
  1252. rq_work_to_do, enic_rq_service, NULL);
  1253. wq_work_done = vnic_cq_service(&enic->cq[cq_wq],
  1254. wq_work_to_do, enic_wq_service, NULL);
  1255. /* Accumulate intr event credits for this polling
  1256. * cycle. An intr event is the completion of a
  1257. * a WQ or RQ packet.
  1258. */
  1259. work_done = rq_work_done + wq_work_done;
  1260. if (work_done > 0)
  1261. vnic_intr_return_credits(&enic->intr[intr],
  1262. work_done,
  1263. 0 /* don't unmask intr */,
  1264. 0 /* don't reset intr timer */);
  1265. err = vnic_rq_fill(&enic->rq[0], enic->rq_alloc_buf);
  1266. /* Buffer allocation failed. Stay in polling
  1267. * mode so we can try to fill the ring again.
  1268. */
  1269. if (err)
  1270. rq_work_done = rq_work_to_do;
  1271. if (rq_work_done < rq_work_to_do) {
  1272. /* Some work done, but not enough to stay in polling,
  1273. * exit polling
  1274. */
  1275. napi_complete(napi);
  1276. vnic_intr_unmask(&enic->intr[intr]);
  1277. }
  1278. return rq_work_done;
  1279. }
  1280. static int enic_poll_msix(struct napi_struct *napi, int budget)
  1281. {
  1282. struct net_device *netdev = napi->dev;
  1283. struct enic *enic = netdev_priv(netdev);
  1284. unsigned int rq = (napi - &enic->napi[0]);
  1285. unsigned int cq = enic_cq_rq(enic, rq);
  1286. unsigned int intr = enic_msix_rq_intr(enic, rq);
  1287. unsigned int work_to_do = budget;
  1288. unsigned int work_done;
  1289. int err;
  1290. /* Service RQ
  1291. */
  1292. work_done = vnic_cq_service(&enic->cq[cq],
  1293. work_to_do, enic_rq_service, NULL);
  1294. /* Return intr event credits for this polling
  1295. * cycle. An intr event is the completion of a
  1296. * RQ packet.
  1297. */
  1298. if (work_done > 0)
  1299. vnic_intr_return_credits(&enic->intr[intr],
  1300. work_done,
  1301. 0 /* don't unmask intr */,
  1302. 0 /* don't reset intr timer */);
  1303. err = vnic_rq_fill(&enic->rq[rq], enic->rq_alloc_buf);
  1304. /* Buffer allocation failed. Stay in polling mode
  1305. * so we can try to fill the ring again.
  1306. */
  1307. if (err)
  1308. work_done = work_to_do;
  1309. if (work_done < work_to_do) {
  1310. /* Some work done, but not enough to stay in polling,
  1311. * exit polling
  1312. */
  1313. napi_complete(napi);
  1314. vnic_intr_unmask(&enic->intr[intr]);
  1315. }
  1316. return work_done;
  1317. }
  1318. static void enic_notify_timer(unsigned long data)
  1319. {
  1320. struct enic *enic = (struct enic *)data;
  1321. enic_notify_check(enic);
  1322. mod_timer(&enic->notify_timer,
  1323. round_jiffies(jiffies + ENIC_NOTIFY_TIMER_PERIOD));
  1324. }
  1325. static void enic_free_intr(struct enic *enic)
  1326. {
  1327. struct net_device *netdev = enic->netdev;
  1328. unsigned int i;
  1329. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1330. case VNIC_DEV_INTR_MODE_INTX:
  1331. free_irq(enic->pdev->irq, netdev);
  1332. break;
  1333. case VNIC_DEV_INTR_MODE_MSI:
  1334. free_irq(enic->pdev->irq, enic);
  1335. break;
  1336. case VNIC_DEV_INTR_MODE_MSIX:
  1337. for (i = 0; i < ARRAY_SIZE(enic->msix); i++)
  1338. if (enic->msix[i].requested)
  1339. free_irq(enic->msix_entry[i].vector,
  1340. enic->msix[i].devid);
  1341. break;
  1342. default:
  1343. break;
  1344. }
  1345. }
  1346. static int enic_request_intr(struct enic *enic)
  1347. {
  1348. struct net_device *netdev = enic->netdev;
  1349. unsigned int i, intr;
  1350. int err = 0;
  1351. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1352. case VNIC_DEV_INTR_MODE_INTX:
  1353. err = request_irq(enic->pdev->irq, enic_isr_legacy,
  1354. IRQF_SHARED, netdev->name, netdev);
  1355. break;
  1356. case VNIC_DEV_INTR_MODE_MSI:
  1357. err = request_irq(enic->pdev->irq, enic_isr_msi,
  1358. 0, netdev->name, enic);
  1359. break;
  1360. case VNIC_DEV_INTR_MODE_MSIX:
  1361. for (i = 0; i < enic->rq_count; i++) {
  1362. intr = enic_msix_rq_intr(enic, i);
  1363. sprintf(enic->msix[intr].devname,
  1364. "%.11s-rx-%d", netdev->name, i);
  1365. enic->msix[intr].isr = enic_isr_msix_rq;
  1366. enic->msix[intr].devid = &enic->napi[i];
  1367. }
  1368. for (i = 0; i < enic->wq_count; i++) {
  1369. intr = enic_msix_wq_intr(enic, i);
  1370. sprintf(enic->msix[intr].devname,
  1371. "%.11s-tx-%d", netdev->name, i);
  1372. enic->msix[intr].isr = enic_isr_msix_wq;
  1373. enic->msix[intr].devid = enic;
  1374. }
  1375. intr = enic_msix_err_intr(enic);
  1376. sprintf(enic->msix[intr].devname,
  1377. "%.11s-err", netdev->name);
  1378. enic->msix[intr].isr = enic_isr_msix_err;
  1379. enic->msix[intr].devid = enic;
  1380. intr = enic_msix_notify_intr(enic);
  1381. sprintf(enic->msix[intr].devname,
  1382. "%.11s-notify", netdev->name);
  1383. enic->msix[intr].isr = enic_isr_msix_notify;
  1384. enic->msix[intr].devid = enic;
  1385. for (i = 0; i < ARRAY_SIZE(enic->msix); i++)
  1386. enic->msix[i].requested = 0;
  1387. for (i = 0; i < enic->intr_count; i++) {
  1388. err = request_irq(enic->msix_entry[i].vector,
  1389. enic->msix[i].isr, 0,
  1390. enic->msix[i].devname,
  1391. enic->msix[i].devid);
  1392. if (err) {
  1393. enic_free_intr(enic);
  1394. break;
  1395. }
  1396. enic->msix[i].requested = 1;
  1397. }
  1398. break;
  1399. default:
  1400. break;
  1401. }
  1402. return err;
  1403. }
  1404. static void enic_synchronize_irqs(struct enic *enic)
  1405. {
  1406. unsigned int i;
  1407. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1408. case VNIC_DEV_INTR_MODE_INTX:
  1409. case VNIC_DEV_INTR_MODE_MSI:
  1410. synchronize_irq(enic->pdev->irq);
  1411. break;
  1412. case VNIC_DEV_INTR_MODE_MSIX:
  1413. for (i = 0; i < enic->intr_count; i++)
  1414. synchronize_irq(enic->msix_entry[i].vector);
  1415. break;
  1416. default:
  1417. break;
  1418. }
  1419. }
  1420. static int enic_dev_notify_set(struct enic *enic)
  1421. {
  1422. int err;
  1423. spin_lock(&enic->devcmd_lock);
  1424. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1425. case VNIC_DEV_INTR_MODE_INTX:
  1426. err = vnic_dev_notify_set(enic->vdev,
  1427. enic_legacy_notify_intr());
  1428. break;
  1429. case VNIC_DEV_INTR_MODE_MSIX:
  1430. err = vnic_dev_notify_set(enic->vdev,
  1431. enic_msix_notify_intr(enic));
  1432. break;
  1433. default:
  1434. err = vnic_dev_notify_set(enic->vdev, -1 /* no intr */);
  1435. break;
  1436. }
  1437. spin_unlock(&enic->devcmd_lock);
  1438. return err;
  1439. }
  1440. static int enic_dev_notify_unset(struct enic *enic)
  1441. {
  1442. int err;
  1443. spin_lock(&enic->devcmd_lock);
  1444. err = vnic_dev_notify_unset(enic->vdev);
  1445. spin_unlock(&enic->devcmd_lock);
  1446. return err;
  1447. }
  1448. static int enic_dev_enable(struct enic *enic)
  1449. {
  1450. int err;
  1451. spin_lock(&enic->devcmd_lock);
  1452. err = vnic_dev_enable_wait(enic->vdev);
  1453. spin_unlock(&enic->devcmd_lock);
  1454. return err;
  1455. }
  1456. static int enic_dev_disable(struct enic *enic)
  1457. {
  1458. int err;
  1459. spin_lock(&enic->devcmd_lock);
  1460. err = vnic_dev_disable(enic->vdev);
  1461. spin_unlock(&enic->devcmd_lock);
  1462. return err;
  1463. }
  1464. static void enic_notify_timer_start(struct enic *enic)
  1465. {
  1466. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1467. case VNIC_DEV_INTR_MODE_MSI:
  1468. mod_timer(&enic->notify_timer, jiffies);
  1469. break;
  1470. default:
  1471. /* Using intr for notification for INTx/MSI-X */
  1472. break;
  1473. };
  1474. }
  1475. /* rtnl lock is held, process context */
  1476. static int enic_open(struct net_device *netdev)
  1477. {
  1478. struct enic *enic = netdev_priv(netdev);
  1479. unsigned int i;
  1480. int err;
  1481. err = enic_request_intr(enic);
  1482. if (err) {
  1483. netdev_err(netdev, "Unable to request irq.\n");
  1484. return err;
  1485. }
  1486. err = enic_dev_notify_set(enic);
  1487. if (err) {
  1488. netdev_err(netdev,
  1489. "Failed to alloc notify buffer, aborting.\n");
  1490. goto err_out_free_intr;
  1491. }
  1492. for (i = 0; i < enic->rq_count; i++) {
  1493. vnic_rq_fill(&enic->rq[i], enic->rq_alloc_buf);
  1494. /* Need at least one buffer on ring to get going */
  1495. if (vnic_rq_desc_used(&enic->rq[i]) == 0) {
  1496. netdev_err(netdev, "Unable to alloc receive buffers\n");
  1497. err = -ENOMEM;
  1498. goto err_out_notify_unset;
  1499. }
  1500. }
  1501. for (i = 0; i < enic->wq_count; i++)
  1502. vnic_wq_enable(&enic->wq[i]);
  1503. for (i = 0; i < enic->rq_count; i++)
  1504. vnic_rq_enable(&enic->rq[i]);
  1505. enic_dev_add_station_addr(enic);
  1506. enic_set_multicast_list(netdev);
  1507. netif_wake_queue(netdev);
  1508. for (i = 0; i < enic->rq_count; i++)
  1509. napi_enable(&enic->napi[i]);
  1510. enic_dev_enable(enic);
  1511. for (i = 0; i < enic->intr_count; i++)
  1512. vnic_intr_unmask(&enic->intr[i]);
  1513. enic_notify_timer_start(enic);
  1514. return 0;
  1515. err_out_notify_unset:
  1516. enic_dev_notify_unset(enic);
  1517. err_out_free_intr:
  1518. enic_free_intr(enic);
  1519. return err;
  1520. }
  1521. /* rtnl lock is held, process context */
  1522. static int enic_stop(struct net_device *netdev)
  1523. {
  1524. struct enic *enic = netdev_priv(netdev);
  1525. unsigned int i;
  1526. int err;
  1527. for (i = 0; i < enic->intr_count; i++) {
  1528. vnic_intr_mask(&enic->intr[i]);
  1529. (void)vnic_intr_masked(&enic->intr[i]); /* flush write */
  1530. }
  1531. enic_synchronize_irqs(enic);
  1532. del_timer_sync(&enic->notify_timer);
  1533. enic_dev_disable(enic);
  1534. for (i = 0; i < enic->rq_count; i++)
  1535. napi_disable(&enic->napi[i]);
  1536. netif_carrier_off(netdev);
  1537. netif_tx_disable(netdev);
  1538. enic_dev_del_station_addr(enic);
  1539. for (i = 0; i < enic->wq_count; i++) {
  1540. err = vnic_wq_disable(&enic->wq[i]);
  1541. if (err)
  1542. return err;
  1543. }
  1544. for (i = 0; i < enic->rq_count; i++) {
  1545. err = vnic_rq_disable(&enic->rq[i]);
  1546. if (err)
  1547. return err;
  1548. }
  1549. enic_dev_notify_unset(enic);
  1550. enic_free_intr(enic);
  1551. for (i = 0; i < enic->wq_count; i++)
  1552. vnic_wq_clean(&enic->wq[i], enic_free_wq_buf);
  1553. for (i = 0; i < enic->rq_count; i++)
  1554. vnic_rq_clean(&enic->rq[i], enic_free_rq_buf);
  1555. for (i = 0; i < enic->cq_count; i++)
  1556. vnic_cq_clean(&enic->cq[i]);
  1557. for (i = 0; i < enic->intr_count; i++)
  1558. vnic_intr_clean(&enic->intr[i]);
  1559. return 0;
  1560. }
  1561. static int enic_change_mtu(struct net_device *netdev, int new_mtu)
  1562. {
  1563. struct enic *enic = netdev_priv(netdev);
  1564. int running = netif_running(netdev);
  1565. if (new_mtu < ENIC_MIN_MTU || new_mtu > ENIC_MAX_MTU)
  1566. return -EINVAL;
  1567. if (running)
  1568. enic_stop(netdev);
  1569. netdev->mtu = new_mtu;
  1570. if (netdev->mtu > enic->port_mtu)
  1571. netdev_warn(netdev,
  1572. "interface MTU (%d) set higher than port MTU (%d)\n",
  1573. netdev->mtu, enic->port_mtu);
  1574. if (running)
  1575. enic_open(netdev);
  1576. return 0;
  1577. }
  1578. #ifdef CONFIG_NET_POLL_CONTROLLER
  1579. static void enic_poll_controller(struct net_device *netdev)
  1580. {
  1581. struct enic *enic = netdev_priv(netdev);
  1582. struct vnic_dev *vdev = enic->vdev;
  1583. unsigned int i, intr;
  1584. switch (vnic_dev_get_intr_mode(vdev)) {
  1585. case VNIC_DEV_INTR_MODE_MSIX:
  1586. for (i = 0; i < enic->rq_count; i++) {
  1587. intr = enic_msix_rq_intr(enic, i);
  1588. enic_isr_msix_rq(enic->msix_entry[intr].vector,
  1589. &enic->napi[i]);
  1590. }
  1591. intr = enic_msix_wq_intr(enic, i);
  1592. enic_isr_msix_wq(enic->msix_entry[intr].vector, enic);
  1593. break;
  1594. case VNIC_DEV_INTR_MODE_MSI:
  1595. enic_isr_msi(enic->pdev->irq, enic);
  1596. break;
  1597. case VNIC_DEV_INTR_MODE_INTX:
  1598. enic_isr_legacy(enic->pdev->irq, netdev);
  1599. break;
  1600. default:
  1601. break;
  1602. }
  1603. }
  1604. #endif
  1605. static int enic_dev_wait(struct vnic_dev *vdev,
  1606. int (*start)(struct vnic_dev *, int),
  1607. int (*finished)(struct vnic_dev *, int *),
  1608. int arg)
  1609. {
  1610. unsigned long time;
  1611. int done;
  1612. int err;
  1613. BUG_ON(in_interrupt());
  1614. err = start(vdev, arg);
  1615. if (err)
  1616. return err;
  1617. /* Wait for func to complete...2 seconds max
  1618. */
  1619. time = jiffies + (HZ * 2);
  1620. do {
  1621. err = finished(vdev, &done);
  1622. if (err)
  1623. return err;
  1624. if (done)
  1625. return 0;
  1626. schedule_timeout_uninterruptible(HZ / 10);
  1627. } while (time_after(time, jiffies));
  1628. return -ETIMEDOUT;
  1629. }
  1630. static int enic_dev_open(struct enic *enic)
  1631. {
  1632. int err;
  1633. err = enic_dev_wait(enic->vdev, vnic_dev_open,
  1634. vnic_dev_open_done, 0);
  1635. if (err)
  1636. dev_err(enic_get_dev(enic), "vNIC device open failed, err %d\n",
  1637. err);
  1638. return err;
  1639. }
  1640. static int enic_dev_hang_reset(struct enic *enic)
  1641. {
  1642. int err;
  1643. err = enic_dev_wait(enic->vdev, vnic_dev_hang_reset,
  1644. vnic_dev_hang_reset_done, 0);
  1645. if (err)
  1646. netdev_err(enic->netdev, "vNIC hang reset failed, err %d\n",
  1647. err);
  1648. return err;
  1649. }
  1650. static int enic_set_rsskey(struct enic *enic)
  1651. {
  1652. u64 rss_key_buf_pa;
  1653. union vnic_rss_key *rss_key_buf_va = NULL;
  1654. union vnic_rss_key rss_key = {
  1655. .key[0].b = {85, 67, 83, 97, 119, 101, 115, 111, 109, 101},
  1656. .key[1].b = {80, 65, 76, 79, 117, 110, 105, 113, 117, 101},
  1657. .key[2].b = {76, 73, 78, 85, 88, 114, 111, 99, 107, 115},
  1658. .key[3].b = {69, 78, 73, 67, 105, 115, 99, 111, 111, 108},
  1659. };
  1660. int err;
  1661. rss_key_buf_va = pci_alloc_consistent(enic->pdev,
  1662. sizeof(union vnic_rss_key), &rss_key_buf_pa);
  1663. if (!rss_key_buf_va)
  1664. return -ENOMEM;
  1665. memcpy(rss_key_buf_va, &rss_key, sizeof(union vnic_rss_key));
  1666. spin_lock(&enic->devcmd_lock);
  1667. err = enic_set_rss_key(enic,
  1668. rss_key_buf_pa,
  1669. sizeof(union vnic_rss_key));
  1670. spin_unlock(&enic->devcmd_lock);
  1671. pci_free_consistent(enic->pdev, sizeof(union vnic_rss_key),
  1672. rss_key_buf_va, rss_key_buf_pa);
  1673. return err;
  1674. }
  1675. static int enic_set_rsscpu(struct enic *enic, u8 rss_hash_bits)
  1676. {
  1677. u64 rss_cpu_buf_pa;
  1678. union vnic_rss_cpu *rss_cpu_buf_va = NULL;
  1679. unsigned int i;
  1680. int err;
  1681. rss_cpu_buf_va = pci_alloc_consistent(enic->pdev,
  1682. sizeof(union vnic_rss_cpu), &rss_cpu_buf_pa);
  1683. if (!rss_cpu_buf_va)
  1684. return -ENOMEM;
  1685. for (i = 0; i < (1 << rss_hash_bits); i++)
  1686. (*rss_cpu_buf_va).cpu[i/4].b[i%4] = i % enic->rq_count;
  1687. spin_lock(&enic->devcmd_lock);
  1688. err = enic_set_rss_cpu(enic,
  1689. rss_cpu_buf_pa,
  1690. sizeof(union vnic_rss_cpu));
  1691. spin_unlock(&enic->devcmd_lock);
  1692. pci_free_consistent(enic->pdev, sizeof(union vnic_rss_cpu),
  1693. rss_cpu_buf_va, rss_cpu_buf_pa);
  1694. return err;
  1695. }
  1696. static int enic_set_niccfg(struct enic *enic, u8 rss_default_cpu,
  1697. u8 rss_hash_type, u8 rss_hash_bits, u8 rss_base_cpu, u8 rss_enable)
  1698. {
  1699. const u8 tso_ipid_split_en = 0;
  1700. const u8 ig_vlan_strip_en = 1;
  1701. int err;
  1702. /* Enable VLAN tag stripping.
  1703. */
  1704. spin_lock(&enic->devcmd_lock);
  1705. err = enic_set_nic_cfg(enic,
  1706. rss_default_cpu, rss_hash_type,
  1707. rss_hash_bits, rss_base_cpu,
  1708. rss_enable, tso_ipid_split_en,
  1709. ig_vlan_strip_en);
  1710. spin_unlock(&enic->devcmd_lock);
  1711. return err;
  1712. }
  1713. static int enic_set_rss_nic_cfg(struct enic *enic)
  1714. {
  1715. struct device *dev = enic_get_dev(enic);
  1716. const u8 rss_default_cpu = 0;
  1717. const u8 rss_hash_type = NIC_CFG_RSS_HASH_TYPE_IPV4 |
  1718. NIC_CFG_RSS_HASH_TYPE_TCP_IPV4 |
  1719. NIC_CFG_RSS_HASH_TYPE_IPV6 |
  1720. NIC_CFG_RSS_HASH_TYPE_TCP_IPV6;
  1721. const u8 rss_hash_bits = 7;
  1722. const u8 rss_base_cpu = 0;
  1723. u8 rss_enable = ENIC_SETTING(enic, RSS) && (enic->rq_count > 1);
  1724. if (rss_enable) {
  1725. if (!enic_set_rsskey(enic)) {
  1726. if (enic_set_rsscpu(enic, rss_hash_bits)) {
  1727. rss_enable = 0;
  1728. dev_warn(dev, "RSS disabled, "
  1729. "Failed to set RSS cpu indirection table.");
  1730. }
  1731. } else {
  1732. rss_enable = 0;
  1733. dev_warn(dev, "RSS disabled, Failed to set RSS key.\n");
  1734. }
  1735. }
  1736. return enic_set_niccfg(enic, rss_default_cpu, rss_hash_type,
  1737. rss_hash_bits, rss_base_cpu, rss_enable);
  1738. }
  1739. static int enic_dev_hang_notify(struct enic *enic)
  1740. {
  1741. int err;
  1742. spin_lock(&enic->devcmd_lock);
  1743. err = vnic_dev_hang_notify(enic->vdev);
  1744. spin_unlock(&enic->devcmd_lock);
  1745. return err;
  1746. }
  1747. static int enic_dev_set_ig_vlan_rewrite_mode(struct enic *enic)
  1748. {
  1749. int err;
  1750. spin_lock(&enic->devcmd_lock);
  1751. err = vnic_dev_set_ig_vlan_rewrite_mode(enic->vdev,
  1752. IG_VLAN_REWRITE_MODE_PRIORITY_TAG_DEFAULT_VLAN);
  1753. spin_unlock(&enic->devcmd_lock);
  1754. return err;
  1755. }
  1756. static void enic_reset(struct work_struct *work)
  1757. {
  1758. struct enic *enic = container_of(work, struct enic, reset);
  1759. if (!netif_running(enic->netdev))
  1760. return;
  1761. rtnl_lock();
  1762. enic_dev_hang_notify(enic);
  1763. enic_stop(enic->netdev);
  1764. enic_dev_hang_reset(enic);
  1765. enic_reset_multicast_list(enic);
  1766. enic_init_vnic_resources(enic);
  1767. enic_set_rss_nic_cfg(enic);
  1768. enic_dev_set_ig_vlan_rewrite_mode(enic);
  1769. enic_open(enic->netdev);
  1770. rtnl_unlock();
  1771. }
  1772. static int enic_set_intr_mode(struct enic *enic)
  1773. {
  1774. unsigned int n = min_t(unsigned int, enic->rq_count, ENIC_RQ_MAX);
  1775. unsigned int m = 1;
  1776. unsigned int i;
  1777. /* Set interrupt mode (INTx, MSI, MSI-X) depending
  1778. * on system capabilities.
  1779. *
  1780. * Try MSI-X first
  1781. *
  1782. * We need n RQs, m WQs, n+m CQs, and n+m+2 INTRs
  1783. * (the second to last INTR is used for WQ/RQ errors)
  1784. * (the last INTR is used for notifications)
  1785. */
  1786. BUG_ON(ARRAY_SIZE(enic->msix_entry) < n + m + 2);
  1787. for (i = 0; i < n + m + 2; i++)
  1788. enic->msix_entry[i].entry = i;
  1789. /* Use multiple RQs if RSS is enabled
  1790. */
  1791. if (ENIC_SETTING(enic, RSS) &&
  1792. enic->config.intr_mode < 1 &&
  1793. enic->rq_count >= n &&
  1794. enic->wq_count >= m &&
  1795. enic->cq_count >= n + m &&
  1796. enic->intr_count >= n + m + 2) {
  1797. if (!pci_enable_msix(enic->pdev, enic->msix_entry, n + m + 2)) {
  1798. enic->rq_count = n;
  1799. enic->wq_count = m;
  1800. enic->cq_count = n + m;
  1801. enic->intr_count = n + m + 2;
  1802. vnic_dev_set_intr_mode(enic->vdev,
  1803. VNIC_DEV_INTR_MODE_MSIX);
  1804. return 0;
  1805. }
  1806. }
  1807. if (enic->config.intr_mode < 1 &&
  1808. enic->rq_count >= 1 &&
  1809. enic->wq_count >= m &&
  1810. enic->cq_count >= 1 + m &&
  1811. enic->intr_count >= 1 + m + 2) {
  1812. if (!pci_enable_msix(enic->pdev, enic->msix_entry, 1 + m + 2)) {
  1813. enic->rq_count = 1;
  1814. enic->wq_count = m;
  1815. enic->cq_count = 1 + m;
  1816. enic->intr_count = 1 + m + 2;
  1817. vnic_dev_set_intr_mode(enic->vdev,
  1818. VNIC_DEV_INTR_MODE_MSIX);
  1819. return 0;
  1820. }
  1821. }
  1822. /* Next try MSI
  1823. *
  1824. * We need 1 RQ, 1 WQ, 2 CQs, and 1 INTR
  1825. */
  1826. if (enic->config.intr_mode < 2 &&
  1827. enic->rq_count >= 1 &&
  1828. enic->wq_count >= 1 &&
  1829. enic->cq_count >= 2 &&
  1830. enic->intr_count >= 1 &&
  1831. !pci_enable_msi(enic->pdev)) {
  1832. enic->rq_count = 1;
  1833. enic->wq_count = 1;
  1834. enic->cq_count = 2;
  1835. enic->intr_count = 1;
  1836. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_MSI);
  1837. return 0;
  1838. }
  1839. /* Next try INTx
  1840. *
  1841. * We need 1 RQ, 1 WQ, 2 CQs, and 3 INTRs
  1842. * (the first INTR is used for WQ/RQ)
  1843. * (the second INTR is used for WQ/RQ errors)
  1844. * (the last INTR is used for notifications)
  1845. */
  1846. if (enic->config.intr_mode < 3 &&
  1847. enic->rq_count >= 1 &&
  1848. enic->wq_count >= 1 &&
  1849. enic->cq_count >= 2 &&
  1850. enic->intr_count >= 3) {
  1851. enic->rq_count = 1;
  1852. enic->wq_count = 1;
  1853. enic->cq_count = 2;
  1854. enic->intr_count = 3;
  1855. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_INTX);
  1856. return 0;
  1857. }
  1858. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
  1859. return -EINVAL;
  1860. }
  1861. static void enic_clear_intr_mode(struct enic *enic)
  1862. {
  1863. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1864. case VNIC_DEV_INTR_MODE_MSIX:
  1865. pci_disable_msix(enic->pdev);
  1866. break;
  1867. case VNIC_DEV_INTR_MODE_MSI:
  1868. pci_disable_msi(enic->pdev);
  1869. break;
  1870. default:
  1871. break;
  1872. }
  1873. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
  1874. }
  1875. static const struct net_device_ops enic_netdev_dynamic_ops = {
  1876. .ndo_open = enic_open,
  1877. .ndo_stop = enic_stop,
  1878. .ndo_start_xmit = enic_hard_start_xmit,
  1879. .ndo_get_stats = enic_get_stats,
  1880. .ndo_validate_addr = eth_validate_addr,
  1881. .ndo_set_multicast_list = enic_set_multicast_list,
  1882. .ndo_set_mac_address = enic_set_mac_address_dynamic,
  1883. .ndo_change_mtu = enic_change_mtu,
  1884. .ndo_vlan_rx_register = enic_vlan_rx_register,
  1885. .ndo_vlan_rx_add_vid = enic_vlan_rx_add_vid,
  1886. .ndo_vlan_rx_kill_vid = enic_vlan_rx_kill_vid,
  1887. .ndo_tx_timeout = enic_tx_timeout,
  1888. .ndo_set_vf_port = enic_set_vf_port,
  1889. .ndo_get_vf_port = enic_get_vf_port,
  1890. #ifdef CONFIG_NET_POLL_CONTROLLER
  1891. .ndo_poll_controller = enic_poll_controller,
  1892. #endif
  1893. };
  1894. static const struct net_device_ops enic_netdev_ops = {
  1895. .ndo_open = enic_open,
  1896. .ndo_stop = enic_stop,
  1897. .ndo_start_xmit = enic_hard_start_xmit,
  1898. .ndo_get_stats = enic_get_stats,
  1899. .ndo_validate_addr = eth_validate_addr,
  1900. .ndo_set_mac_address = enic_set_mac_address,
  1901. .ndo_set_multicast_list = enic_set_multicast_list,
  1902. .ndo_change_mtu = enic_change_mtu,
  1903. .ndo_vlan_rx_register = enic_vlan_rx_register,
  1904. .ndo_vlan_rx_add_vid = enic_vlan_rx_add_vid,
  1905. .ndo_vlan_rx_kill_vid = enic_vlan_rx_kill_vid,
  1906. .ndo_tx_timeout = enic_tx_timeout,
  1907. #ifdef CONFIG_NET_POLL_CONTROLLER
  1908. .ndo_poll_controller = enic_poll_controller,
  1909. #endif
  1910. };
  1911. static void enic_dev_deinit(struct enic *enic)
  1912. {
  1913. unsigned int i;
  1914. for (i = 0; i < enic->rq_count; i++)
  1915. netif_napi_del(&enic->napi[i]);
  1916. enic_free_vnic_resources(enic);
  1917. enic_clear_intr_mode(enic);
  1918. }
  1919. static int enic_dev_init(struct enic *enic)
  1920. {
  1921. struct device *dev = enic_get_dev(enic);
  1922. struct net_device *netdev = enic->netdev;
  1923. unsigned int i;
  1924. int err;
  1925. /* Get vNIC configuration
  1926. */
  1927. err = enic_get_vnic_config(enic);
  1928. if (err) {
  1929. dev_err(dev, "Get vNIC configuration failed, aborting\n");
  1930. return err;
  1931. }
  1932. /* Get available resource counts
  1933. */
  1934. enic_get_res_counts(enic);
  1935. /* Set interrupt mode based on resource counts and system
  1936. * capabilities
  1937. */
  1938. err = enic_set_intr_mode(enic);
  1939. if (err) {
  1940. dev_err(dev, "Failed to set intr mode based on resource "
  1941. "counts and system capabilities, aborting\n");
  1942. return err;
  1943. }
  1944. /* Allocate and configure vNIC resources
  1945. */
  1946. err = enic_alloc_vnic_resources(enic);
  1947. if (err) {
  1948. dev_err(dev, "Failed to alloc vNIC resources, aborting\n");
  1949. goto err_out_free_vnic_resources;
  1950. }
  1951. enic_init_vnic_resources(enic);
  1952. err = enic_set_rq_alloc_buf(enic);
  1953. if (err) {
  1954. dev_err(dev, "Failed to set RQ buffer allocator, aborting\n");
  1955. goto err_out_free_vnic_resources;
  1956. }
  1957. err = enic_set_rss_nic_cfg(enic);
  1958. if (err) {
  1959. dev_err(dev, "Failed to config nic, aborting\n");
  1960. goto err_out_free_vnic_resources;
  1961. }
  1962. err = enic_dev_set_ig_vlan_rewrite_mode(enic);
  1963. if (err) {
  1964. dev_err(dev,
  1965. "Failed to set ingress vlan rewrite mode, aborting.\n");
  1966. goto err_out_free_vnic_resources;
  1967. }
  1968. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1969. default:
  1970. netif_napi_add(netdev, &enic->napi[0], enic_poll, 64);
  1971. break;
  1972. case VNIC_DEV_INTR_MODE_MSIX:
  1973. for (i = 0; i < enic->rq_count; i++)
  1974. netif_napi_add(netdev, &enic->napi[i],
  1975. enic_poll_msix, 64);
  1976. break;
  1977. }
  1978. return 0;
  1979. err_out_free_vnic_resources:
  1980. enic_clear_intr_mode(enic);
  1981. enic_free_vnic_resources(enic);
  1982. return err;
  1983. }
  1984. static void enic_iounmap(struct enic *enic)
  1985. {
  1986. unsigned int i;
  1987. for (i = 0; i < ARRAY_SIZE(enic->bar); i++)
  1988. if (enic->bar[i].vaddr)
  1989. iounmap(enic->bar[i].vaddr);
  1990. }
  1991. static int __devinit enic_probe(struct pci_dev *pdev,
  1992. const struct pci_device_id *ent)
  1993. {
  1994. struct device *dev = &pdev->dev;
  1995. struct net_device *netdev;
  1996. struct enic *enic;
  1997. int using_dac = 0;
  1998. unsigned int i;
  1999. int err;
  2000. /* Allocate net device structure and initialize. Private
  2001. * instance data is initialized to zero.
  2002. */
  2003. netdev = alloc_etherdev(sizeof(struct enic));
  2004. if (!netdev) {
  2005. pr_err("Etherdev alloc failed, aborting\n");
  2006. return -ENOMEM;
  2007. }
  2008. pci_set_drvdata(pdev, netdev);
  2009. SET_NETDEV_DEV(netdev, &pdev->dev);
  2010. enic = netdev_priv(netdev);
  2011. enic->netdev = netdev;
  2012. enic->pdev = pdev;
  2013. /* Setup PCI resources
  2014. */
  2015. err = pci_enable_device_mem(pdev);
  2016. if (err) {
  2017. dev_err(dev, "Cannot enable PCI device, aborting\n");
  2018. goto err_out_free_netdev;
  2019. }
  2020. err = pci_request_regions(pdev, DRV_NAME);
  2021. if (err) {
  2022. dev_err(dev, "Cannot request PCI regions, aborting\n");
  2023. goto err_out_disable_device;
  2024. }
  2025. pci_set_master(pdev);
  2026. /* Query PCI controller on system for DMA addressing
  2027. * limitation for the device. Try 40-bit first, and
  2028. * fail to 32-bit.
  2029. */
  2030. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(40));
  2031. if (err) {
  2032. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2033. if (err) {
  2034. dev_err(dev, "No usable DMA configuration, aborting\n");
  2035. goto err_out_release_regions;
  2036. }
  2037. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2038. if (err) {
  2039. dev_err(dev, "Unable to obtain %u-bit DMA "
  2040. "for consistent allocations, aborting\n", 32);
  2041. goto err_out_release_regions;
  2042. }
  2043. } else {
  2044. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(40));
  2045. if (err) {
  2046. dev_err(dev, "Unable to obtain %u-bit DMA "
  2047. "for consistent allocations, aborting\n", 40);
  2048. goto err_out_release_regions;
  2049. }
  2050. using_dac = 1;
  2051. }
  2052. /* Map vNIC resources from BAR0-5
  2053. */
  2054. for (i = 0; i < ARRAY_SIZE(enic->bar); i++) {
  2055. if (!(pci_resource_flags(pdev, i) & IORESOURCE_MEM))
  2056. continue;
  2057. enic->bar[i].len = pci_resource_len(pdev, i);
  2058. enic->bar[i].vaddr = pci_iomap(pdev, i, enic->bar[i].len);
  2059. if (!enic->bar[i].vaddr) {
  2060. dev_err(dev, "Cannot memory-map BAR %d, aborting\n", i);
  2061. err = -ENODEV;
  2062. goto err_out_iounmap;
  2063. }
  2064. enic->bar[i].bus_addr = pci_resource_start(pdev, i);
  2065. }
  2066. /* Register vNIC device
  2067. */
  2068. enic->vdev = vnic_dev_register(NULL, enic, pdev, enic->bar,
  2069. ARRAY_SIZE(enic->bar));
  2070. if (!enic->vdev) {
  2071. dev_err(dev, "vNIC registration failed, aborting\n");
  2072. err = -ENODEV;
  2073. goto err_out_iounmap;
  2074. }
  2075. /* Issue device open to get device in known state
  2076. */
  2077. err = enic_dev_open(enic);
  2078. if (err) {
  2079. dev_err(dev, "vNIC dev open failed, aborting\n");
  2080. goto err_out_vnic_unregister;
  2081. }
  2082. /* Issue device init to initialize the vnic-to-switch link.
  2083. * We'll start with carrier off and wait for link UP
  2084. * notification later to turn on carrier. We don't need
  2085. * to wait here for the vnic-to-switch link initialization
  2086. * to complete; link UP notification is the indication that
  2087. * the process is complete.
  2088. */
  2089. netif_carrier_off(netdev);
  2090. /* Do not call dev_init for a dynamic vnic.
  2091. * For a dynamic vnic, init_prov_info will be
  2092. * called later by an upper layer.
  2093. */
  2094. if (!enic_is_dynamic(enic)) {
  2095. err = vnic_dev_init(enic->vdev, 0);
  2096. if (err) {
  2097. dev_err(dev, "vNIC dev init failed, aborting\n");
  2098. goto err_out_dev_close;
  2099. }
  2100. }
  2101. /* Setup devcmd lock
  2102. */
  2103. spin_lock_init(&enic->devcmd_lock);
  2104. err = enic_dev_init(enic);
  2105. if (err) {
  2106. dev_err(dev, "Device initialization failed, aborting\n");
  2107. goto err_out_dev_close;
  2108. }
  2109. /* Setup notification timer, HW reset task, and wq locks
  2110. */
  2111. init_timer(&enic->notify_timer);
  2112. enic->notify_timer.function = enic_notify_timer;
  2113. enic->notify_timer.data = (unsigned long)enic;
  2114. INIT_WORK(&enic->reset, enic_reset);
  2115. for (i = 0; i < enic->wq_count; i++)
  2116. spin_lock_init(&enic->wq_lock[i]);
  2117. /* Register net device
  2118. */
  2119. enic->port_mtu = enic->config.mtu;
  2120. (void)enic_change_mtu(netdev, enic->port_mtu);
  2121. err = enic_set_mac_addr(netdev, enic->mac_addr);
  2122. if (err) {
  2123. dev_err(dev, "Invalid MAC address, aborting\n");
  2124. goto err_out_dev_deinit;
  2125. }
  2126. enic->tx_coalesce_usecs = enic->config.intr_timer_usec;
  2127. enic->rx_coalesce_usecs = enic->tx_coalesce_usecs;
  2128. if (enic_is_dynamic(enic))
  2129. netdev->netdev_ops = &enic_netdev_dynamic_ops;
  2130. else
  2131. netdev->netdev_ops = &enic_netdev_ops;
  2132. netdev->watchdog_timeo = 2 * HZ;
  2133. netdev->ethtool_ops = &enic_ethtool_ops;
  2134. netdev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
  2135. if (ENIC_SETTING(enic, LOOP)) {
  2136. netdev->features &= ~NETIF_F_HW_VLAN_TX;
  2137. enic->loop_enable = 1;
  2138. enic->loop_tag = enic->config.loop_tag;
  2139. dev_info(dev, "loopback tag=0x%04x\n", enic->loop_tag);
  2140. }
  2141. if (ENIC_SETTING(enic, TXCSUM))
  2142. netdev->features |= NETIF_F_SG | NETIF_F_HW_CSUM;
  2143. if (ENIC_SETTING(enic, TSO))
  2144. netdev->features |= NETIF_F_TSO |
  2145. NETIF_F_TSO6 | NETIF_F_TSO_ECN;
  2146. if (ENIC_SETTING(enic, LRO))
  2147. netdev->features |= NETIF_F_GRO;
  2148. if (using_dac)
  2149. netdev->features |= NETIF_F_HIGHDMA;
  2150. enic->csum_rx_enabled = ENIC_SETTING(enic, RXCSUM);
  2151. err = register_netdev(netdev);
  2152. if (err) {
  2153. dev_err(dev, "Cannot register net device, aborting\n");
  2154. goto err_out_dev_deinit;
  2155. }
  2156. return 0;
  2157. err_out_dev_deinit:
  2158. enic_dev_deinit(enic);
  2159. err_out_dev_close:
  2160. vnic_dev_close(enic->vdev);
  2161. err_out_vnic_unregister:
  2162. vnic_dev_unregister(enic->vdev);
  2163. err_out_iounmap:
  2164. enic_iounmap(enic);
  2165. err_out_release_regions:
  2166. pci_release_regions(pdev);
  2167. err_out_disable_device:
  2168. pci_disable_device(pdev);
  2169. err_out_free_netdev:
  2170. pci_set_drvdata(pdev, NULL);
  2171. free_netdev(netdev);
  2172. return err;
  2173. }
  2174. static void __devexit enic_remove(struct pci_dev *pdev)
  2175. {
  2176. struct net_device *netdev = pci_get_drvdata(pdev);
  2177. if (netdev) {
  2178. struct enic *enic = netdev_priv(netdev);
  2179. flush_scheduled_work();
  2180. unregister_netdev(netdev);
  2181. enic_dev_deinit(enic);
  2182. vnic_dev_close(enic->vdev);
  2183. vnic_dev_unregister(enic->vdev);
  2184. enic_iounmap(enic);
  2185. pci_release_regions(pdev);
  2186. pci_disable_device(pdev);
  2187. pci_set_drvdata(pdev, NULL);
  2188. free_netdev(netdev);
  2189. }
  2190. }
  2191. static struct pci_driver enic_driver = {
  2192. .name = DRV_NAME,
  2193. .id_table = enic_id_table,
  2194. .probe = enic_probe,
  2195. .remove = __devexit_p(enic_remove),
  2196. };
  2197. static int __init enic_init_module(void)
  2198. {
  2199. pr_info("%s, ver %s\n", DRV_DESCRIPTION, DRV_VERSION);
  2200. return pci_register_driver(&enic_driver);
  2201. }
  2202. static void __exit enic_cleanup_module(void)
  2203. {
  2204. pci_unregister_driver(&enic_driver);
  2205. }
  2206. module_init(enic_init_module);
  2207. module_exit(enic_cleanup_module);