Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 236cdc7bc7
Branches Tags
linux-vybrid_pu...
/
arch
/
arm
/
mach-ux500
/
include
/
mach
/
prcmu-regs.h

prcmu-regs.h 3.4 KB
History Raw

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091 
  1. /*
    2. 

  2.  * Copyright (c) 2009 ST-Ericsson SA
    3. 

  3.  *
    4. 

  4.  * This program is free software; you can redistribute it and/or modify
    5. 

  5.  * it under the terms of the GNU General Public License version 2
    6. 

  6.  * as published by the Free Software Foundation.
    7. 

  7.  */
    8. 

  8. #ifndef __MACH_PRCMU_REGS_H
    9. 

  9. #define __MACH_PRCMU_REGS_H
    10. 

  10. 

  11. #include <mach/hardware.h>
    12. 

  12. 

  13. #define _PRCMU_BASE		IO_ADDRESS(U8500_PRCMU_BASE)
    14. 

  14. 

  15. #define PRCM_ARM_PLLDIVPS	(_PRCMU_BASE + 0x118)
    16. 

  16. #define PRCM_ARM_CHGCLKREQ	(_PRCMU_BASE + 0x114)
    17. 

  17. #define PRCM_PLLARM_ENABLE	(_PRCMU_BASE + 0x98)
    18. 

  18. #define PRCM_ARMCLKFIX_MGT	(_PRCMU_BASE + 0x0)
    19. 

  19. #define PRCM_A9_RESETN_CLR	(_PRCMU_BASE + 0x1f4)
    20. 

  20. #define PRCM_A9_RESETN_SET	(_PRCMU_BASE + 0x1f0)
    21. 

  21. #define PRCM_ARM_LS_CLAMP	(_PRCMU_BASE + 0x30c)
    22. 

  22. #define PRCM_SRAM_A9		(_PRCMU_BASE + 0x308)
    23. 

  23. 

  24. /* ARM WFI Standby signal register */
    25. 

  25. #define PRCM_ARM_WFI_STANDBY    (_PRCMU_BASE + 0x130)
    26. 

  26. #define PRCMU_IOCR              (_PRCMU_BASE + 0x310)
    27. 

  27. 

  28. /* CPU mailbox registers */
    29. 

  29. #define PRCM_MBOX_CPU_VAL	(_PRCMU_BASE + 0x0fc)
    30. 

  30. #define PRCM_MBOX_CPU_SET	(_PRCMU_BASE + 0x100)
    31. 

  31. #define PRCM_MBOX_CPU_CLR	(_PRCMU_BASE + 0x104)
    32. 

  32. 

  33. /* Dual A9 core interrupt management unit registers */
    34. 

  34. #define PRCM_A9_MASK_REQ	(_PRCMU_BASE + 0x328)
    35. 

  35. #define PRCM_A9_MASK_ACK	(_PRCMU_BASE + 0x32c)
    36. 

  36. #define PRCM_ARMITMSK31TO0	(_PRCMU_BASE + 0x11c)
    37. 

  37. #define PRCM_ARMITMSK63TO32	(_PRCMU_BASE + 0x120)
    38. 

  38. #define PRCM_ARMITMSK95TO64	(_PRCMU_BASE + 0x124)
    39. 

  39. #define PRCM_ARMITMSK127TO96	(_PRCMU_BASE + 0x128)
    40. 

  40. #define PRCM_POWER_STATE_VAL	(_PRCMU_BASE + 0x25C)
    41. 

  41. #define PRCM_ARMITVAL31TO0	(_PRCMU_BASE + 0x260)
    42. 

  42. #define PRCM_ARMITVAL63TO32	(_PRCMU_BASE + 0x264)
    43. 

  43. #define PRCM_ARMITVAL95TO64	(_PRCMU_BASE + 0x268)
    44. 

  44. #define PRCM_ARMITVAL127TO96	(_PRCMU_BASE + 0x26C)
    45. 

  45. 

  46. #define PRCM_HOSTACCESS_REQ	(_PRCMU_BASE + 0x334)
    47. 

  47. #define ARM_WAKEUP_MODEM	0x1
    48. 

  48. 

  49. #define PRCM_ARM_IT1_CLEAR	(_PRCMU_BASE + 0x48C)
    50. 

  50. #define PRCM_ARM_IT1_VAL	(_PRCMU_BASE + 0x494)
    51. 

  51. #define PRCM_HOLD_EVT		(_PRCMU_BASE + 0x174)
    52. 

  52. 

  53. #define PRCM_ITSTATUS0		(_PRCMU_BASE + 0x148)
    54. 

  54. #define PRCM_ITSTATUS1		(_PRCMU_BASE + 0x150)
    55. 

  55. #define PRCM_ITSTATUS2		(_PRCMU_BASE + 0x158)
    56. 

  56. #define PRCM_ITSTATUS3		(_PRCMU_BASE + 0x160)
    57. 

  57. #define PRCM_ITSTATUS4		(_PRCMU_BASE + 0x168)
    58. 

  58. #define PRCM_ITSTATUS5		(_PRCMU_BASE + 0x484)
    59. 

  59. #define PRCM_ITCLEAR5		(_PRCMU_BASE + 0x488)
    60. 

  60. #define PRCM_ARMIT_MASKXP70_IT	(_PRCMU_BASE + 0x1018)
    61. 

  61. 

  62. /* System reset register */
    63. 

  63. #define PRCM_APE_SOFTRST	(_PRCMU_BASE + 0x228)
    64. 

  64. 

  65. /* Level shifter and clamp control registers */
    66. 

  66. #define PRCM_MMIP_LS_CLAMP_SET     (_PRCMU_BASE + 0x420)
    67. 

  67. #define PRCM_MMIP_LS_CLAMP_CLR     (_PRCMU_BASE + 0x424)
    68. 

  68. 

  69. /* PRCMU clock/PLL/reset registers */
    70. 

  70. #define PRCM_PLLDSI_FREQ           (_PRCMU_BASE + 0x500)
    71. 

  71. #define PRCM_PLLDSI_ENABLE         (_PRCMU_BASE + 0x504)
    72. 

  72. #define PRCM_LCDCLK_MGT            (_PRCMU_BASE + 0x044)
    73. 

  73. #define PRCM_MCDECLK_MGT           (_PRCMU_BASE + 0x064)
    74. 

  74. #define PRCM_HDMICLK_MGT           (_PRCMU_BASE + 0x058)
    75. 

  75. #define PRCM_TVCLK_MGT             (_PRCMU_BASE + 0x07c)
    76. 

  76. #define PRCM_DSI_PLLOUT_SEL        (_PRCMU_BASE + 0x530)
    77. 

  77. #define PRCM_DSITVCLK_DIV          (_PRCMU_BASE + 0x52C)
    78. 

  78. #define PRCM_APE_RESETN_SET        (_PRCMU_BASE + 0x1E4)
    79. 

  79. #define PRCM_APE_RESETN_CLR        (_PRCMU_BASE + 0x1E8)
    80. 

  80. 

  81. /* ePOD and memory power signal control registers */
    82. 

  82. #define PRCM_EPOD_C_SET            (_PRCMU_BASE + 0x410)
    83. 

  83. #define PRCM_SRAM_LS_SLEEP         (_PRCMU_BASE + 0x304)
    84. 

  84. 

  85. /* Debug power control unit registers */
    86. 

  86. #define PRCM_POWER_STATE_SET       (_PRCMU_BASE + 0x254)
    87. 

  87. 

  88. /* Miscellaneous unit registers */
    89. 

  89. #define PRCM_DSI_SW_RESET          (_PRCMU_BASE + 0x324)
    90. 

  90. 

  91. #endif /* __MACH_PRCMU__REGS_H */
    92.