iwl3945-base.c 127 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/ieee80211_radiotap.h>
  42. #include <net/lib80211.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #define DRV_NAME "iwl3945"
  46. #include "iwl-fh.h"
  47. #include "iwl-3945-fh.h"
  48. #include "iwl-commands.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-3945.h"
  51. #include "iwl-helpers.h"
  52. #include "iwl-core.h"
  53. #include "iwl-dev.h"
  54. /*
  55. * module name, copyright, version, etc.
  56. */
  57. #define DRV_DESCRIPTION \
  58. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  59. #ifdef CONFIG_IWLWIFI_DEBUG
  60. #define VD "d"
  61. #else
  62. #define VD
  63. #endif
  64. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  65. #define VS "s"
  66. #else
  67. #define VS
  68. #endif
  69. #define IWL39_VERSION "1.2.26k" VD VS
  70. #define DRV_COPYRIGHT "Copyright(c) 2003-2009 Intel Corporation"
  71. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  72. #define DRV_VERSION IWL39_VERSION
  73. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  74. MODULE_VERSION(DRV_VERSION);
  75. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  76. MODULE_LICENSE("GPL");
  77. /* module parameters */
  78. struct iwl_mod_params iwl3945_mod_params = {
  79. .num_of_queues = IWL39_MAX_NUM_QUEUES,
  80. .sw_crypto = 1,
  81. .restart_fw = 1,
  82. /* the rest are 0 by default */
  83. };
  84. /*************** STATION TABLE MANAGEMENT ****
  85. * mac80211 should be examined to determine if sta_info is duplicating
  86. * the functionality provided here
  87. */
  88. /**************************************************************/
  89. #if 0 /* temporary disable till we add real remove station */
  90. /**
  91. * iwl3945_remove_station - Remove driver's knowledge of station.
  92. *
  93. * NOTE: This does not remove station from device's station table.
  94. */
  95. static u8 iwl3945_remove_station(struct iwl_priv *priv, const u8 *addr, int is_ap)
  96. {
  97. int index = IWL_INVALID_STATION;
  98. int i;
  99. unsigned long flags;
  100. spin_lock_irqsave(&priv->sta_lock, flags);
  101. if (is_ap)
  102. index = IWL_AP_ID;
  103. else if (is_broadcast_ether_addr(addr))
  104. index = priv->hw_params.bcast_sta_id;
  105. else
  106. for (i = IWL_STA_ID; i < priv->hw_params.max_stations; i++)
  107. if (priv->stations_39[i].used &&
  108. !compare_ether_addr(priv->stations_39[i].sta.sta.addr,
  109. addr)) {
  110. index = i;
  111. break;
  112. }
  113. if (unlikely(index == IWL_INVALID_STATION))
  114. goto out;
  115. if (priv->stations_39[index].used) {
  116. priv->stations_39[index].used = 0;
  117. priv->num_stations--;
  118. }
  119. BUG_ON(priv->num_stations < 0);
  120. out:
  121. spin_unlock_irqrestore(&priv->sta_lock, flags);
  122. return 0;
  123. }
  124. #endif
  125. /**
  126. * iwl3945_clear_stations_table - Clear the driver's station table
  127. *
  128. * NOTE: This does not clear or otherwise alter the device's station table.
  129. */
  130. void iwl3945_clear_stations_table(struct iwl_priv *priv)
  131. {
  132. unsigned long flags;
  133. spin_lock_irqsave(&priv->sta_lock, flags);
  134. priv->num_stations = 0;
  135. memset(priv->stations_39, 0, sizeof(priv->stations_39));
  136. spin_unlock_irqrestore(&priv->sta_lock, flags);
  137. }
  138. /**
  139. * iwl3945_add_station - Add station to station tables in driver and device
  140. */
  141. u8 iwl3945_add_station(struct iwl_priv *priv, const u8 *addr, int is_ap, u8 flags, struct ieee80211_sta_ht_cap *ht_info)
  142. {
  143. int i;
  144. int index = IWL_INVALID_STATION;
  145. struct iwl3945_station_entry *station;
  146. unsigned long flags_spin;
  147. u8 rate;
  148. spin_lock_irqsave(&priv->sta_lock, flags_spin);
  149. if (is_ap)
  150. index = IWL_AP_ID;
  151. else if (is_broadcast_ether_addr(addr))
  152. index = priv->hw_params.bcast_sta_id;
  153. else
  154. for (i = IWL_STA_ID; i < priv->hw_params.max_stations; i++) {
  155. if (!compare_ether_addr(priv->stations_39[i].sta.sta.addr,
  156. addr)) {
  157. index = i;
  158. break;
  159. }
  160. if (!priv->stations_39[i].used &&
  161. index == IWL_INVALID_STATION)
  162. index = i;
  163. }
  164. /* These two conditions has the same outcome but keep them separate
  165. since they have different meaning */
  166. if (unlikely(index == IWL_INVALID_STATION)) {
  167. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  168. return index;
  169. }
  170. if (priv->stations_39[index].used &&
  171. !compare_ether_addr(priv->stations_39[index].sta.sta.addr, addr)) {
  172. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  173. return index;
  174. }
  175. IWL_DEBUG_ASSOC(priv, "Add STA ID %d: %pM\n", index, addr);
  176. station = &priv->stations_39[index];
  177. station->used = 1;
  178. priv->num_stations++;
  179. /* Set up the REPLY_ADD_STA command to send to device */
  180. memset(&station->sta, 0, sizeof(struct iwl3945_addsta_cmd));
  181. memcpy(station->sta.sta.addr, addr, ETH_ALEN);
  182. station->sta.mode = 0;
  183. station->sta.sta.sta_id = index;
  184. station->sta.station_flags = 0;
  185. if (priv->band == IEEE80211_BAND_5GHZ)
  186. rate = IWL_RATE_6M_PLCP;
  187. else
  188. rate = IWL_RATE_1M_PLCP;
  189. /* Turn on both antennas for the station... */
  190. station->sta.rate_n_flags =
  191. iwl3945_hw_set_rate_n_flags(rate, RATE_MCS_ANT_AB_MSK);
  192. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  193. /* Add station to device's station table */
  194. iwl_send_add_sta(priv,
  195. (struct iwl_addsta_cmd *)&station->sta, flags);
  196. return index;
  197. }
  198. /**
  199. * iwl3945_get_antenna_flags - Get antenna flags for RXON command
  200. * @priv: eeprom and antenna fields are used to determine antenna flags
  201. *
  202. * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  203. * iwl3945_mod_params.antenna specifies the antenna diversity mode:
  204. *
  205. * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  206. * IWL_ANTENNA_MAIN - Force MAIN antenna
  207. * IWL_ANTENNA_AUX - Force AUX antenna
  208. */
  209. __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
  210. {
  211. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  212. switch (iwl3945_mod_params.antenna) {
  213. case IWL_ANTENNA_DIVERSITY:
  214. return 0;
  215. case IWL_ANTENNA_MAIN:
  216. if (eeprom->antenna_switch_type)
  217. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  218. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  219. case IWL_ANTENNA_AUX:
  220. if (eeprom->antenna_switch_type)
  221. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  222. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  223. }
  224. /* bad antenna selector value */
  225. IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
  226. iwl3945_mod_params.antenna);
  227. return 0; /* "diversity" is default if error */
  228. }
  229. static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
  230. struct ieee80211_key_conf *keyconf,
  231. u8 sta_id)
  232. {
  233. unsigned long flags;
  234. __le16 key_flags = 0;
  235. int ret;
  236. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  237. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  238. if (sta_id == priv->hw_params.bcast_sta_id)
  239. key_flags |= STA_KEY_MULTICAST_MSK;
  240. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  241. keyconf->hw_key_idx = keyconf->keyidx;
  242. key_flags &= ~STA_KEY_FLG_INVALID;
  243. spin_lock_irqsave(&priv->sta_lock, flags);
  244. priv->stations_39[sta_id].keyinfo.alg = keyconf->alg;
  245. priv->stations_39[sta_id].keyinfo.keylen = keyconf->keylen;
  246. memcpy(priv->stations_39[sta_id].keyinfo.key, keyconf->key,
  247. keyconf->keylen);
  248. memcpy(priv->stations_39[sta_id].sta.key.key, keyconf->key,
  249. keyconf->keylen);
  250. if ((priv->stations_39[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
  251. == STA_KEY_FLG_NO_ENC)
  252. priv->stations_39[sta_id].sta.key.key_offset =
  253. iwl_get_free_ucode_key_index(priv);
  254. /* else, we are overriding an existing key => no need to allocated room
  255. * in uCode. */
  256. WARN(priv->stations_39[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  257. "no space for a new key");
  258. priv->stations_39[sta_id].sta.key.key_flags = key_flags;
  259. priv->stations_39[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  260. priv->stations_39[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  261. IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
  262. ret = iwl_send_add_sta(priv,
  263. (struct iwl_addsta_cmd *)&priv->stations_39[sta_id].sta, CMD_ASYNC);
  264. spin_unlock_irqrestore(&priv->sta_lock, flags);
  265. return ret;
  266. }
  267. static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
  268. struct ieee80211_key_conf *keyconf,
  269. u8 sta_id)
  270. {
  271. return -EOPNOTSUPP;
  272. }
  273. static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
  274. struct ieee80211_key_conf *keyconf,
  275. u8 sta_id)
  276. {
  277. return -EOPNOTSUPP;
  278. }
  279. static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  280. {
  281. unsigned long flags;
  282. spin_lock_irqsave(&priv->sta_lock, flags);
  283. memset(&priv->stations_39[sta_id].keyinfo, 0, sizeof(struct iwl3945_hw_key));
  284. memset(&priv->stations_39[sta_id].sta.key, 0,
  285. sizeof(struct iwl4965_keyinfo));
  286. priv->stations_39[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  287. priv->stations_39[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  288. priv->stations_39[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  289. spin_unlock_irqrestore(&priv->sta_lock, flags);
  290. IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
  291. iwl_send_add_sta(priv,
  292. (struct iwl_addsta_cmd *)&priv->stations_39[sta_id].sta, 0);
  293. return 0;
  294. }
  295. static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
  296. struct ieee80211_key_conf *keyconf, u8 sta_id)
  297. {
  298. int ret = 0;
  299. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  300. switch (keyconf->alg) {
  301. case ALG_CCMP:
  302. ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
  303. break;
  304. case ALG_TKIP:
  305. ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
  306. break;
  307. case ALG_WEP:
  308. ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
  309. break;
  310. default:
  311. IWL_ERR(priv, "Unknown alg: %s alg = %d\n", __func__, keyconf->alg);
  312. ret = -EINVAL;
  313. }
  314. IWL_DEBUG_WEP(priv, "Set dynamic key: alg= %d len=%d idx=%d sta=%d ret=%d\n",
  315. keyconf->alg, keyconf->keylen, keyconf->keyidx,
  316. sta_id, ret);
  317. return ret;
  318. }
  319. static int iwl3945_remove_static_key(struct iwl_priv *priv)
  320. {
  321. int ret = -EOPNOTSUPP;
  322. return ret;
  323. }
  324. static int iwl3945_set_static_key(struct iwl_priv *priv,
  325. struct ieee80211_key_conf *key)
  326. {
  327. if (key->alg == ALG_WEP)
  328. return -EOPNOTSUPP;
  329. IWL_ERR(priv, "Static key invalid: alg %d\n", key->alg);
  330. return -EINVAL;
  331. }
  332. static void iwl3945_clear_free_frames(struct iwl_priv *priv)
  333. {
  334. struct list_head *element;
  335. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  336. priv->frames_count);
  337. while (!list_empty(&priv->free_frames)) {
  338. element = priv->free_frames.next;
  339. list_del(element);
  340. kfree(list_entry(element, struct iwl3945_frame, list));
  341. priv->frames_count--;
  342. }
  343. if (priv->frames_count) {
  344. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  345. priv->frames_count);
  346. priv->frames_count = 0;
  347. }
  348. }
  349. static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
  350. {
  351. struct iwl3945_frame *frame;
  352. struct list_head *element;
  353. if (list_empty(&priv->free_frames)) {
  354. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  355. if (!frame) {
  356. IWL_ERR(priv, "Could not allocate frame!\n");
  357. return NULL;
  358. }
  359. priv->frames_count++;
  360. return frame;
  361. }
  362. element = priv->free_frames.next;
  363. list_del(element);
  364. return list_entry(element, struct iwl3945_frame, list);
  365. }
  366. static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
  367. {
  368. memset(frame, 0, sizeof(*frame));
  369. list_add(&frame->list, &priv->free_frames);
  370. }
  371. unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
  372. struct ieee80211_hdr *hdr,
  373. int left)
  374. {
  375. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  376. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  377. (priv->iw_mode != NL80211_IFTYPE_AP)))
  378. return 0;
  379. if (priv->ibss_beacon->len > left)
  380. return 0;
  381. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  382. return priv->ibss_beacon->len;
  383. }
  384. static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
  385. {
  386. struct iwl3945_frame *frame;
  387. unsigned int frame_size;
  388. int rc;
  389. u8 rate;
  390. frame = iwl3945_get_free_frame(priv);
  391. if (!frame) {
  392. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  393. "command.\n");
  394. return -ENOMEM;
  395. }
  396. rate = iwl_rate_get_lowest_plcp(priv);
  397. frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
  398. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  399. &frame->u.cmd[0]);
  400. iwl3945_free_frame(priv, frame);
  401. return rc;
  402. }
  403. static void iwl3945_unset_hw_params(struct iwl_priv *priv)
  404. {
  405. if (priv->shared_virt)
  406. pci_free_consistent(priv->pci_dev,
  407. sizeof(struct iwl3945_shared),
  408. priv->shared_virt,
  409. priv->shared_phys);
  410. }
  411. #define MAX_UCODE_BEACON_INTERVAL 1024
  412. #define INTEL_CONN_LISTEN_INTERVAL cpu_to_le16(0xA)
  413. static __le16 iwl3945_adjust_beacon_interval(u16 beacon_val)
  414. {
  415. u16 new_val = 0;
  416. u16 beacon_factor = 0;
  417. beacon_factor =
  418. (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  419. / MAX_UCODE_BEACON_INTERVAL;
  420. new_val = beacon_val / beacon_factor;
  421. return cpu_to_le16(new_val);
  422. }
  423. static void iwl3945_setup_rxon_timing(struct iwl_priv *priv)
  424. {
  425. u64 interval_tm_unit;
  426. u64 tsf, result;
  427. unsigned long flags;
  428. struct ieee80211_conf *conf = NULL;
  429. u16 beacon_int = 0;
  430. conf = ieee80211_get_hw_conf(priv->hw);
  431. spin_lock_irqsave(&priv->lock, flags);
  432. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  433. priv->rxon_timing.listen_interval = INTEL_CONN_LISTEN_INTERVAL;
  434. tsf = priv->timestamp;
  435. beacon_int = priv->beacon_int;
  436. spin_unlock_irqrestore(&priv->lock, flags);
  437. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  438. if (beacon_int == 0) {
  439. priv->rxon_timing.beacon_interval = cpu_to_le16(100);
  440. priv->rxon_timing.beacon_init_val = cpu_to_le32(102400);
  441. } else {
  442. priv->rxon_timing.beacon_interval =
  443. cpu_to_le16(beacon_int);
  444. priv->rxon_timing.beacon_interval =
  445. iwl3945_adjust_beacon_interval(
  446. le16_to_cpu(priv->rxon_timing.beacon_interval));
  447. }
  448. priv->rxon_timing.atim_window = 0;
  449. } else {
  450. priv->rxon_timing.beacon_interval =
  451. iwl3945_adjust_beacon_interval(conf->beacon_int);
  452. /* TODO: we need to get atim_window from upper stack
  453. * for now we set to 0 */
  454. priv->rxon_timing.atim_window = 0;
  455. }
  456. interval_tm_unit =
  457. (le16_to_cpu(priv->rxon_timing.beacon_interval) * 1024);
  458. result = do_div(tsf, interval_tm_unit);
  459. priv->rxon_timing.beacon_init_val =
  460. cpu_to_le32((u32) ((u64) interval_tm_unit - result));
  461. IWL_DEBUG_ASSOC(priv,
  462. "beacon interval %d beacon timer %d beacon tim %d\n",
  463. le16_to_cpu(priv->rxon_timing.beacon_interval),
  464. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  465. le16_to_cpu(priv->rxon_timing.atim_window));
  466. }
  467. static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  468. struct ieee80211_tx_info *info,
  469. struct iwl_cmd *cmd,
  470. struct sk_buff *skb_frag,
  471. int sta_id)
  472. {
  473. struct iwl3945_tx_cmd *tx = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  474. struct iwl3945_hw_key *keyinfo =
  475. &priv->stations_39[sta_id].keyinfo;
  476. switch (keyinfo->alg) {
  477. case ALG_CCMP:
  478. tx->sec_ctl = TX_CMD_SEC_CCM;
  479. memcpy(tx->key, keyinfo->key, keyinfo->keylen);
  480. IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
  481. break;
  482. case ALG_TKIP:
  483. break;
  484. case ALG_WEP:
  485. tx->sec_ctl = TX_CMD_SEC_WEP |
  486. (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  487. if (keyinfo->keylen == 13)
  488. tx->sec_ctl |= TX_CMD_SEC_KEY128;
  489. memcpy(&tx->key[3], keyinfo->key, keyinfo->keylen);
  490. IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
  491. "with key %d\n", info->control.hw_key->hw_key_idx);
  492. break;
  493. default:
  494. IWL_ERR(priv, "Unknown encode alg %d\n", keyinfo->alg);
  495. break;
  496. }
  497. }
  498. /*
  499. * handle build REPLY_TX command notification.
  500. */
  501. static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
  502. struct iwl_cmd *cmd,
  503. struct ieee80211_tx_info *info,
  504. struct ieee80211_hdr *hdr, u8 std_id)
  505. {
  506. struct iwl3945_tx_cmd *tx = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  507. __le32 tx_flags = tx->tx_flags;
  508. __le16 fc = hdr->frame_control;
  509. u8 rc_flags = info->control.rates[0].flags;
  510. tx->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  511. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  512. tx_flags |= TX_CMD_FLG_ACK_MSK;
  513. if (ieee80211_is_mgmt(fc))
  514. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  515. if (ieee80211_is_probe_resp(fc) &&
  516. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  517. tx_flags |= TX_CMD_FLG_TSF_MSK;
  518. } else {
  519. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  520. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  521. }
  522. tx->sta_id = std_id;
  523. if (ieee80211_has_morefrags(fc))
  524. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  525. if (ieee80211_is_data_qos(fc)) {
  526. u8 *qc = ieee80211_get_qos_ctl(hdr);
  527. tx->tid_tspec = qc[0] & 0xf;
  528. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  529. } else {
  530. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  531. }
  532. if (rc_flags & IEEE80211_TX_RC_USE_RTS_CTS) {
  533. tx_flags |= TX_CMD_FLG_RTS_MSK;
  534. tx_flags &= ~TX_CMD_FLG_CTS_MSK;
  535. } else if (rc_flags & IEEE80211_TX_RC_USE_CTS_PROTECT) {
  536. tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  537. tx_flags |= TX_CMD_FLG_CTS_MSK;
  538. }
  539. if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
  540. tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  541. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  542. if (ieee80211_is_mgmt(fc)) {
  543. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  544. tx->timeout.pm_frame_timeout = cpu_to_le16(3);
  545. else
  546. tx->timeout.pm_frame_timeout = cpu_to_le16(2);
  547. } else {
  548. tx->timeout.pm_frame_timeout = 0;
  549. #ifdef CONFIG_IWLWIFI_LEDS
  550. priv->rxtxpackets += le16_to_cpu(cmd->cmd.tx.len);
  551. #endif
  552. }
  553. tx->driver_txop = 0;
  554. tx->tx_flags = tx_flags;
  555. tx->next_frame_len = 0;
  556. }
  557. /*
  558. * start REPLY_TX command process
  559. */
  560. static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
  561. {
  562. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  563. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  564. struct iwl3945_tx_cmd *tx;
  565. struct iwl_tx_queue *txq = NULL;
  566. struct iwl_queue *q = NULL;
  567. struct iwl_cmd *out_cmd = NULL;
  568. dma_addr_t phys_addr;
  569. dma_addr_t txcmd_phys;
  570. int txq_id = skb_get_queue_mapping(skb);
  571. u16 len, idx, len_org, hdr_len; /* TODO: len_org is not used */
  572. u8 id;
  573. u8 unicast;
  574. u8 sta_id;
  575. u8 tid = 0;
  576. u16 seq_number = 0;
  577. __le16 fc;
  578. u8 wait_write_ptr = 0;
  579. u8 *qc = NULL;
  580. unsigned long flags;
  581. int rc;
  582. spin_lock_irqsave(&priv->lock, flags);
  583. if (iwl_is_rfkill(priv)) {
  584. IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
  585. goto drop_unlock;
  586. }
  587. if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
  588. IWL_ERR(priv, "ERROR: No TX rate available.\n");
  589. goto drop_unlock;
  590. }
  591. unicast = !is_multicast_ether_addr(hdr->addr1);
  592. id = 0;
  593. fc = hdr->frame_control;
  594. #ifdef CONFIG_IWLWIFI_DEBUG
  595. if (ieee80211_is_auth(fc))
  596. IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
  597. else if (ieee80211_is_assoc_req(fc))
  598. IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
  599. else if (ieee80211_is_reassoc_req(fc))
  600. IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
  601. #endif
  602. /* drop all data frame if we are not associated */
  603. if (ieee80211_is_data(fc) &&
  604. (!iwl_is_monitor_mode(priv)) && /* packet injection */
  605. (!iwl_is_associated(priv) ||
  606. ((priv->iw_mode == NL80211_IFTYPE_STATION) && !priv->assoc_id))) {
  607. IWL_DEBUG_DROP(priv, "Dropping - !iwl_is_associated\n");
  608. goto drop_unlock;
  609. }
  610. spin_unlock_irqrestore(&priv->lock, flags);
  611. hdr_len = ieee80211_hdrlen(fc);
  612. /* Find (or create) index into station table for destination station */
  613. sta_id = iwl_get_sta_id(priv, hdr);
  614. if (sta_id == IWL_INVALID_STATION) {
  615. IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
  616. hdr->addr1);
  617. goto drop;
  618. }
  619. IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
  620. if (ieee80211_is_data_qos(fc)) {
  621. qc = ieee80211_get_qos_ctl(hdr);
  622. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  623. seq_number = priv->stations_39[sta_id].tid[tid].seq_number &
  624. IEEE80211_SCTL_SEQ;
  625. hdr->seq_ctrl = cpu_to_le16(seq_number) |
  626. (hdr->seq_ctrl &
  627. cpu_to_le16(IEEE80211_SCTL_FRAG));
  628. seq_number += 0x10;
  629. }
  630. /* Descriptor for chosen Tx queue */
  631. txq = &priv->txq[txq_id];
  632. q = &txq->q;
  633. spin_lock_irqsave(&priv->lock, flags);
  634. idx = get_cmd_index(q, q->write_ptr, 0);
  635. /* Set up driver data for this TFD */
  636. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
  637. txq->txb[q->write_ptr].skb[0] = skb;
  638. /* Init first empty entry in queue's array of Tx/cmd buffers */
  639. out_cmd = txq->cmd[idx];
  640. tx = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
  641. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  642. memset(tx, 0, sizeof(*tx));
  643. /*
  644. * Set up the Tx-command (not MAC!) header.
  645. * Store the chosen Tx queue and TFD index within the sequence field;
  646. * after Tx, uCode's Tx response will return this value so driver can
  647. * locate the frame within the tx queue and do post-tx processing.
  648. */
  649. out_cmd->hdr.cmd = REPLY_TX;
  650. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  651. INDEX_TO_SEQ(q->write_ptr)));
  652. /* Copy MAC header from skb into command buffer */
  653. memcpy(tx->hdr, hdr, hdr_len);
  654. if (info->control.hw_key)
  655. iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
  656. /* TODO need this for burst mode later on */
  657. iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
  658. /* set is_hcca to 0; it probably will never be implemented */
  659. iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
  660. /* Total # bytes to be transmitted */
  661. len = (u16)skb->len;
  662. tx->len = cpu_to_le16(len);
  663. tx->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  664. tx->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  665. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  666. txq->need_update = 1;
  667. if (qc)
  668. priv->stations_39[sta_id].tid[tid].seq_number = seq_number;
  669. } else {
  670. wait_write_ptr = 1;
  671. txq->need_update = 0;
  672. }
  673. IWL_DEBUG_TX(priv, "sequence nr = 0X%x \n",
  674. le16_to_cpu(out_cmd->hdr.sequence));
  675. IWL_DEBUG_TX(priv, "tx_flags = 0X%x \n", le32_to_cpu(tx->tx_flags));
  676. iwl_print_hex_dump(priv, IWL_DL_TX, tx, sizeof(*tx));
  677. iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx->hdr,
  678. ieee80211_hdrlen(fc));
  679. /*
  680. * Use the first empty entry in this queue's command buffer array
  681. * to contain the Tx command and MAC header concatenated together
  682. * (payload data will be in another buffer).
  683. * Size of this varies, due to varying MAC header length.
  684. * If end is not dword aligned, we'll have 2 extra bytes at the end
  685. * of the MAC header (device reads on dword boundaries).
  686. * We'll tell device about this padding later.
  687. */
  688. len = sizeof(struct iwl3945_tx_cmd) +
  689. sizeof(struct iwl_cmd_header) + hdr_len;
  690. len_org = len;
  691. len = (len + 3) & ~3;
  692. if (len_org != len)
  693. len_org = 1;
  694. else
  695. len_org = 0;
  696. /* Physical address of this Tx command's header (not MAC header!),
  697. * within command buffer array. */
  698. txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
  699. len, PCI_DMA_TODEVICE);
  700. /* we do not map meta data ... so we can safely access address to
  701. * provide to unmap command*/
  702. pci_unmap_addr_set(&out_cmd->meta, mapping, txcmd_phys);
  703. pci_unmap_len_set(&out_cmd->meta, len, len);
  704. /* Add buffer containing Tx command and MAC(!) header to TFD's
  705. * first entry */
  706. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  707. txcmd_phys, len, 1, 0);
  708. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  709. * if any (802.11 null frames have no payload). */
  710. len = skb->len - hdr_len;
  711. if (len) {
  712. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  713. len, PCI_DMA_TODEVICE);
  714. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  715. phys_addr, len,
  716. 0, U32_PAD(len));
  717. }
  718. /* Tell device the write index *just past* this latest filled TFD */
  719. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  720. rc = iwl_txq_update_write_ptr(priv, txq);
  721. spin_unlock_irqrestore(&priv->lock, flags);
  722. if (rc)
  723. return rc;
  724. if ((iwl_queue_space(q) < q->high_mark)
  725. && priv->mac80211_registered) {
  726. if (wait_write_ptr) {
  727. spin_lock_irqsave(&priv->lock, flags);
  728. txq->need_update = 1;
  729. iwl_txq_update_write_ptr(priv, txq);
  730. spin_unlock_irqrestore(&priv->lock, flags);
  731. }
  732. iwl_stop_queue(priv, skb_get_queue_mapping(skb));
  733. }
  734. return 0;
  735. drop_unlock:
  736. spin_unlock_irqrestore(&priv->lock, flags);
  737. drop:
  738. return -1;
  739. }
  740. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  741. #include "iwl-spectrum.h"
  742. #define BEACON_TIME_MASK_LOW 0x00FFFFFF
  743. #define BEACON_TIME_MASK_HIGH 0xFF000000
  744. #define TIME_UNIT 1024
  745. /*
  746. * extended beacon time format
  747. * time in usec will be changed into a 32-bit value in 8:24 format
  748. * the high 1 byte is the beacon counts
  749. * the lower 3 bytes is the time in usec within one beacon interval
  750. */
  751. static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
  752. {
  753. u32 quot;
  754. u32 rem;
  755. u32 interval = beacon_interval * 1024;
  756. if (!interval || !usec)
  757. return 0;
  758. quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
  759. rem = (usec % interval) & BEACON_TIME_MASK_LOW;
  760. return (quot << 24) + rem;
  761. }
  762. /* base is usually what we get from ucode with each received frame,
  763. * the same as HW timer counter counting down
  764. */
  765. static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
  766. {
  767. u32 base_low = base & BEACON_TIME_MASK_LOW;
  768. u32 addon_low = addon & BEACON_TIME_MASK_LOW;
  769. u32 interval = beacon_interval * TIME_UNIT;
  770. u32 res = (base & BEACON_TIME_MASK_HIGH) +
  771. (addon & BEACON_TIME_MASK_HIGH);
  772. if (base_low > addon_low)
  773. res += base_low - addon_low;
  774. else if (base_low < addon_low) {
  775. res += interval + base_low - addon_low;
  776. res += (1 << 24);
  777. } else
  778. res += (1 << 24);
  779. return cpu_to_le32(res);
  780. }
  781. static int iwl3945_get_measurement(struct iwl_priv *priv,
  782. struct ieee80211_measurement_params *params,
  783. u8 type)
  784. {
  785. struct iwl_spectrum_cmd spectrum;
  786. struct iwl_rx_packet *res;
  787. struct iwl_host_cmd cmd = {
  788. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  789. .data = (void *)&spectrum,
  790. .meta.flags = CMD_WANT_SKB,
  791. };
  792. u32 add_time = le64_to_cpu(params->start_time);
  793. int rc;
  794. int spectrum_resp_status;
  795. int duration = le16_to_cpu(params->duration);
  796. if (iwl_is_associated(priv))
  797. add_time =
  798. iwl3945_usecs_to_beacons(
  799. le64_to_cpu(params->start_time) - priv->last_tsf,
  800. le16_to_cpu(priv->rxon_timing.beacon_interval));
  801. memset(&spectrum, 0, sizeof(spectrum));
  802. spectrum.channel_count = cpu_to_le16(1);
  803. spectrum.flags =
  804. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  805. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  806. cmd.len = sizeof(spectrum);
  807. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  808. if (iwl_is_associated(priv))
  809. spectrum.start_time =
  810. iwl3945_add_beacon_time(priv->last_beacon_time,
  811. add_time,
  812. le16_to_cpu(priv->rxon_timing.beacon_interval));
  813. else
  814. spectrum.start_time = 0;
  815. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  816. spectrum.channels[0].channel = params->channel;
  817. spectrum.channels[0].type = type;
  818. if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
  819. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  820. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  821. rc = iwl_send_cmd_sync(priv, &cmd);
  822. if (rc)
  823. return rc;
  824. res = (struct iwl_rx_packet *)cmd.meta.u.skb->data;
  825. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  826. IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
  827. rc = -EIO;
  828. }
  829. spectrum_resp_status = le16_to_cpu(res->u.spectrum.status);
  830. switch (spectrum_resp_status) {
  831. case 0: /* Command will be handled */
  832. if (res->u.spectrum.id != 0xff) {
  833. IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
  834. res->u.spectrum.id);
  835. priv->measurement_status &= ~MEASUREMENT_READY;
  836. }
  837. priv->measurement_status |= MEASUREMENT_ACTIVE;
  838. rc = 0;
  839. break;
  840. case 1: /* Command will not be handled */
  841. rc = -EAGAIN;
  842. break;
  843. }
  844. dev_kfree_skb_any(cmd.meta.u.skb);
  845. return rc;
  846. }
  847. #endif
  848. static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
  849. struct iwl_rx_mem_buffer *rxb)
  850. {
  851. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  852. struct iwl_alive_resp *palive;
  853. struct delayed_work *pwork;
  854. palive = &pkt->u.alive_frame;
  855. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  856. "0x%01X 0x%01X\n",
  857. palive->is_valid, palive->ver_type,
  858. palive->ver_subtype);
  859. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  860. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  861. memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
  862. sizeof(struct iwl_alive_resp));
  863. pwork = &priv->init_alive_start;
  864. } else {
  865. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  866. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  867. sizeof(struct iwl_alive_resp));
  868. pwork = &priv->alive_start;
  869. iwl3945_disable_events(priv);
  870. }
  871. /* We delay the ALIVE response by 5ms to
  872. * give the HW RF Kill time to activate... */
  873. if (palive->is_valid == UCODE_VALID_OK)
  874. queue_delayed_work(priv->workqueue, pwork,
  875. msecs_to_jiffies(5));
  876. else
  877. IWL_WARN(priv, "uCode did not respond OK.\n");
  878. }
  879. static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
  880. struct iwl_rx_mem_buffer *rxb)
  881. {
  882. #ifdef CONFIG_IWLWIFI_DEBUG
  883. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  884. #endif
  885. IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  886. return;
  887. }
  888. static void iwl3945_bg_beacon_update(struct work_struct *work)
  889. {
  890. struct iwl_priv *priv =
  891. container_of(work, struct iwl_priv, beacon_update);
  892. struct sk_buff *beacon;
  893. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  894. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  895. if (!beacon) {
  896. IWL_ERR(priv, "update beacon failed\n");
  897. return;
  898. }
  899. mutex_lock(&priv->mutex);
  900. /* new beacon skb is allocated every time; dispose previous.*/
  901. if (priv->ibss_beacon)
  902. dev_kfree_skb(priv->ibss_beacon);
  903. priv->ibss_beacon = beacon;
  904. mutex_unlock(&priv->mutex);
  905. iwl3945_send_beacon_cmd(priv);
  906. }
  907. static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
  908. struct iwl_rx_mem_buffer *rxb)
  909. {
  910. #ifdef CONFIG_IWLWIFI_DEBUG
  911. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  912. struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  913. u8 rate = beacon->beacon_notify_hdr.rate;
  914. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  915. "tsf %d %d rate %d\n",
  916. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  917. beacon->beacon_notify_hdr.failure_frame,
  918. le32_to_cpu(beacon->ibss_mgr_status),
  919. le32_to_cpu(beacon->high_tsf),
  920. le32_to_cpu(beacon->low_tsf), rate);
  921. #endif
  922. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  923. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  924. queue_work(priv->workqueue, &priv->beacon_update);
  925. }
  926. /* Handle notification from uCode that card's power state is changing
  927. * due to software, hardware, or critical temperature RFKILL */
  928. static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
  929. struct iwl_rx_mem_buffer *rxb)
  930. {
  931. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  932. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  933. unsigned long status = priv->status;
  934. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s\n",
  935. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  936. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  937. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  938. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  939. if (flags & HW_CARD_DISABLED)
  940. set_bit(STATUS_RF_KILL_HW, &priv->status);
  941. else
  942. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  943. if (flags & SW_CARD_DISABLED)
  944. set_bit(STATUS_RF_KILL_SW, &priv->status);
  945. else
  946. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  947. iwl_scan_cancel(priv);
  948. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  949. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  950. (test_bit(STATUS_RF_KILL_SW, &status) !=
  951. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  952. queue_work(priv->workqueue, &priv->rf_kill);
  953. else
  954. wake_up_interruptible(&priv->wait_command_queue);
  955. }
  956. /**
  957. * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
  958. *
  959. * Setup the RX handlers for each of the reply types sent from the uCode
  960. * to the host.
  961. *
  962. * This function chains into the hardware specific files for them to setup
  963. * any hardware specific handlers as well.
  964. */
  965. static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
  966. {
  967. priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
  968. priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
  969. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  970. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  971. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  972. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  973. iwl_rx_pm_debug_statistics_notif;
  974. priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
  975. /*
  976. * The same handler is used for both the REPLY to a discrete
  977. * statistics request from the host as well as for the periodic
  978. * statistics notifications (after received beacons) from the uCode.
  979. */
  980. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_hw_rx_statistics;
  981. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
  982. iwl_setup_spectrum_handlers(priv);
  983. iwl_setup_rx_scan_handlers(priv);
  984. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
  985. /* Set up hardware specific Rx handlers */
  986. iwl3945_hw_rx_handler_setup(priv);
  987. }
  988. /************************** RX-FUNCTIONS ****************************/
  989. /*
  990. * Rx theory of operation
  991. *
  992. * The host allocates 32 DMA target addresses and passes the host address
  993. * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
  994. * 0 to 31
  995. *
  996. * Rx Queue Indexes
  997. * The host/firmware share two index registers for managing the Rx buffers.
  998. *
  999. * The READ index maps to the first position that the firmware may be writing
  1000. * to -- the driver can read up to (but not including) this position and get
  1001. * good data.
  1002. * The READ index is managed by the firmware once the card is enabled.
  1003. *
  1004. * The WRITE index maps to the last position the driver has read from -- the
  1005. * position preceding WRITE is the last slot the firmware can place a packet.
  1006. *
  1007. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  1008. * WRITE = READ.
  1009. *
  1010. * During initialization, the host sets up the READ queue position to the first
  1011. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  1012. *
  1013. * When the firmware places a packet in a buffer, it will advance the READ index
  1014. * and fire the RX interrupt. The driver can then query the READ index and
  1015. * process as many packets as possible, moving the WRITE index forward as it
  1016. * resets the Rx queue buffers with new memory.
  1017. *
  1018. * The management in the driver is as follows:
  1019. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  1020. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  1021. * to replenish the iwl->rxq->rx_free.
  1022. * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  1023. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  1024. * 'processed' and 'read' driver indexes as well)
  1025. * + A received packet is processed and handed to the kernel network stack,
  1026. * detached from the iwl->rxq. The driver 'processed' index is updated.
  1027. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  1028. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  1029. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  1030. * were enough free buffers and RX_STALLED is set it is cleared.
  1031. *
  1032. *
  1033. * Driver sequence:
  1034. *
  1035. * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  1036. * iwl3945_rx_queue_restock
  1037. * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  1038. * queue, updates firmware pointers, and updates
  1039. * the WRITE index. If insufficient rx_free buffers
  1040. * are available, schedules iwl3945_rx_replenish
  1041. *
  1042. * -- enable interrupts --
  1043. * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
  1044. * READ INDEX, detaching the SKB from the pool.
  1045. * Moves the packet buffer from queue to rx_used.
  1046. * Calls iwl3945_rx_queue_restock to refill any empty
  1047. * slots.
  1048. * ...
  1049. *
  1050. */
  1051. /**
  1052. * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  1053. */
  1054. static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
  1055. dma_addr_t dma_addr)
  1056. {
  1057. return cpu_to_le32((u32)dma_addr);
  1058. }
  1059. /**
  1060. * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
  1061. *
  1062. * If there are slots in the RX queue that need to be restocked,
  1063. * and we have free pre-allocated buffers, fill the ranks as much
  1064. * as we can, pulling from rx_free.
  1065. *
  1066. * This moves the 'write' index forward to catch up with 'processed', and
  1067. * also updates the memory address in the firmware to reference the new
  1068. * target buffer.
  1069. */
  1070. static int iwl3945_rx_queue_restock(struct iwl_priv *priv)
  1071. {
  1072. struct iwl_rx_queue *rxq = &priv->rxq;
  1073. struct list_head *element;
  1074. struct iwl_rx_mem_buffer *rxb;
  1075. unsigned long flags;
  1076. int write, rc;
  1077. spin_lock_irqsave(&rxq->lock, flags);
  1078. write = rxq->write & ~0x7;
  1079. while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  1080. /* Get next free Rx buffer, remove from free list */
  1081. element = rxq->rx_free.next;
  1082. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  1083. list_del(element);
  1084. /* Point to Rx buffer via next RBD in circular buffer */
  1085. rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->real_dma_addr);
  1086. rxq->queue[rxq->write] = rxb;
  1087. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  1088. rxq->free_count--;
  1089. }
  1090. spin_unlock_irqrestore(&rxq->lock, flags);
  1091. /* If the pre-allocated buffer pool is dropping low, schedule to
  1092. * refill it */
  1093. if (rxq->free_count <= RX_LOW_WATERMARK)
  1094. queue_work(priv->workqueue, &priv->rx_replenish);
  1095. /* If we've added more space for the firmware to place data, tell it.
  1096. * Increment device's write pointer in multiples of 8. */
  1097. if ((write != (rxq->write & ~0x7))
  1098. || (abs(rxq->write - rxq->read) > 7)) {
  1099. spin_lock_irqsave(&rxq->lock, flags);
  1100. rxq->need_update = 1;
  1101. spin_unlock_irqrestore(&rxq->lock, flags);
  1102. rc = iwl_rx_queue_update_write_ptr(priv, rxq);
  1103. if (rc)
  1104. return rc;
  1105. }
  1106. return 0;
  1107. }
  1108. /**
  1109. * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
  1110. *
  1111. * When moving to rx_free an SKB is allocated for the slot.
  1112. *
  1113. * Also restock the Rx queue via iwl3945_rx_queue_restock.
  1114. * This is called as a scheduled work item (except for during initialization)
  1115. */
  1116. static void iwl3945_rx_allocate(struct iwl_priv *priv)
  1117. {
  1118. struct iwl_rx_queue *rxq = &priv->rxq;
  1119. struct list_head *element;
  1120. struct iwl_rx_mem_buffer *rxb;
  1121. unsigned long flags;
  1122. spin_lock_irqsave(&rxq->lock, flags);
  1123. while (!list_empty(&rxq->rx_used)) {
  1124. element = rxq->rx_used.next;
  1125. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  1126. /* Alloc a new receive buffer */
  1127. rxb->skb =
  1128. alloc_skb(priv->hw_params.rx_buf_size,
  1129. __GFP_NOWARN | GFP_ATOMIC);
  1130. if (!rxb->skb) {
  1131. if (net_ratelimit())
  1132. IWL_CRIT(priv, ": Can not allocate SKB buffers\n");
  1133. /* We don't reschedule replenish work here -- we will
  1134. * call the restock method and if it still needs
  1135. * more buffers it will schedule replenish */
  1136. break;
  1137. }
  1138. /* If radiotap head is required, reserve some headroom here.
  1139. * The physical head count is a variable rx_stats->phy_count.
  1140. * We reserve 4 bytes here. Plus these extra bytes, the
  1141. * headroom of the physical head should be enough for the
  1142. * radiotap head that iwl3945 supported. See iwl3945_rt.
  1143. */
  1144. skb_reserve(rxb->skb, 4);
  1145. priv->alloc_rxb_skb++;
  1146. list_del(element);
  1147. /* Get physical address of RB/SKB */
  1148. rxb->real_dma_addr = pci_map_single(priv->pci_dev,
  1149. rxb->skb->data,
  1150. priv->hw_params.rx_buf_size,
  1151. PCI_DMA_FROMDEVICE);
  1152. list_add_tail(&rxb->list, &rxq->rx_free);
  1153. rxq->free_count++;
  1154. }
  1155. spin_unlock_irqrestore(&rxq->lock, flags);
  1156. }
  1157. void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1158. {
  1159. unsigned long flags;
  1160. int i;
  1161. spin_lock_irqsave(&rxq->lock, flags);
  1162. INIT_LIST_HEAD(&rxq->rx_free);
  1163. INIT_LIST_HEAD(&rxq->rx_used);
  1164. /* Fill the rx_used queue with _all_ of the Rx buffers */
  1165. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  1166. /* In the reset function, these buffers may have been allocated
  1167. * to an SKB, so we need to unmap and free potential storage */
  1168. if (rxq->pool[i].skb != NULL) {
  1169. pci_unmap_single(priv->pci_dev,
  1170. rxq->pool[i].real_dma_addr,
  1171. priv->hw_params.rx_buf_size,
  1172. PCI_DMA_FROMDEVICE);
  1173. priv->alloc_rxb_skb--;
  1174. dev_kfree_skb(rxq->pool[i].skb);
  1175. rxq->pool[i].skb = NULL;
  1176. }
  1177. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  1178. }
  1179. /* Set us so that we have processed and used all buffers, but have
  1180. * not restocked the Rx queue with fresh buffers */
  1181. rxq->read = rxq->write = 0;
  1182. rxq->free_count = 0;
  1183. spin_unlock_irqrestore(&rxq->lock, flags);
  1184. }
  1185. /*
  1186. * this should be called while priv->lock is locked
  1187. */
  1188. static void __iwl3945_rx_replenish(void *data)
  1189. {
  1190. struct iwl_priv *priv = data;
  1191. iwl3945_rx_allocate(priv);
  1192. iwl3945_rx_queue_restock(priv);
  1193. }
  1194. void iwl3945_rx_replenish(void *data)
  1195. {
  1196. struct iwl_priv *priv = data;
  1197. unsigned long flags;
  1198. iwl3945_rx_allocate(priv);
  1199. spin_lock_irqsave(&priv->lock, flags);
  1200. iwl3945_rx_queue_restock(priv);
  1201. spin_unlock_irqrestore(&priv->lock, flags);
  1202. }
  1203. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  1204. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  1205. * This free routine walks the list of POOL entries and if SKB is set to
  1206. * non NULL it is unmapped and freed
  1207. */
  1208. static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1209. {
  1210. int i;
  1211. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  1212. if (rxq->pool[i].skb != NULL) {
  1213. pci_unmap_single(priv->pci_dev,
  1214. rxq->pool[i].real_dma_addr,
  1215. priv->hw_params.rx_buf_size,
  1216. PCI_DMA_FROMDEVICE);
  1217. dev_kfree_skb(rxq->pool[i].skb);
  1218. }
  1219. }
  1220. pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  1221. rxq->dma_addr);
  1222. pci_free_consistent(priv->pci_dev, sizeof(struct iwl_rb_status),
  1223. rxq->rb_stts, rxq->rb_stts_dma);
  1224. rxq->bd = NULL;
  1225. rxq->rb_stts = NULL;
  1226. }
  1227. /* Convert linear signal-to-noise ratio into dB */
  1228. static u8 ratio2dB[100] = {
  1229. /* 0 1 2 3 4 5 6 7 8 9 */
  1230. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  1231. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  1232. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  1233. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  1234. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  1235. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  1236. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  1237. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  1238. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  1239. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  1240. };
  1241. /* Calculates a relative dB value from a ratio of linear
  1242. * (i.e. not dB) signal levels.
  1243. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  1244. int iwl3945_calc_db_from_ratio(int sig_ratio)
  1245. {
  1246. /* 1000:1 or higher just report as 60 dB */
  1247. if (sig_ratio >= 1000)
  1248. return 60;
  1249. /* 100:1 or higher, divide by 10 and use table,
  1250. * add 20 dB to make up for divide by 10 */
  1251. if (sig_ratio >= 100)
  1252. return 20 + (int)ratio2dB[sig_ratio/10];
  1253. /* We shouldn't see this */
  1254. if (sig_ratio < 1)
  1255. return 0;
  1256. /* Use table for ratios 1:1 - 99:1 */
  1257. return (int)ratio2dB[sig_ratio];
  1258. }
  1259. #define PERFECT_RSSI (-20) /* dBm */
  1260. #define WORST_RSSI (-95) /* dBm */
  1261. #define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
  1262. /* Calculate an indication of rx signal quality (a percentage, not dBm!).
  1263. * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
  1264. * about formulas used below. */
  1265. int iwl3945_calc_sig_qual(int rssi_dbm, int noise_dbm)
  1266. {
  1267. int sig_qual;
  1268. int degradation = PERFECT_RSSI - rssi_dbm;
  1269. /* If we get a noise measurement, use signal-to-noise ratio (SNR)
  1270. * as indicator; formula is (signal dbm - noise dbm).
  1271. * SNR at or above 40 is a great signal (100%).
  1272. * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
  1273. * Weakest usable signal is usually 10 - 15 dB SNR. */
  1274. if (noise_dbm) {
  1275. if (rssi_dbm - noise_dbm >= 40)
  1276. return 100;
  1277. else if (rssi_dbm < noise_dbm)
  1278. return 0;
  1279. sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
  1280. /* Else use just the signal level.
  1281. * This formula is a least squares fit of data points collected and
  1282. * compared with a reference system that had a percentage (%) display
  1283. * for signal quality. */
  1284. } else
  1285. sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
  1286. (15 * RSSI_RANGE + 62 * degradation)) /
  1287. (RSSI_RANGE * RSSI_RANGE);
  1288. if (sig_qual > 100)
  1289. sig_qual = 100;
  1290. else if (sig_qual < 1)
  1291. sig_qual = 0;
  1292. return sig_qual;
  1293. }
  1294. /**
  1295. * iwl3945_rx_handle - Main entry function for receiving responses from uCode
  1296. *
  1297. * Uses the priv->rx_handlers callback function array to invoke
  1298. * the appropriate handlers, including command responses,
  1299. * frame-received notifications, and other notifications.
  1300. */
  1301. static void iwl3945_rx_handle(struct iwl_priv *priv)
  1302. {
  1303. struct iwl_rx_mem_buffer *rxb;
  1304. struct iwl_rx_packet *pkt;
  1305. struct iwl_rx_queue *rxq = &priv->rxq;
  1306. u32 r, i;
  1307. int reclaim;
  1308. unsigned long flags;
  1309. u8 fill_rx = 0;
  1310. u32 count = 8;
  1311. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1312. * buffer that the driver may process (last buffer filled by ucode). */
  1313. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1314. i = rxq->read;
  1315. if (iwl_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
  1316. fill_rx = 1;
  1317. /* Rx interrupt, but nothing sent from uCode */
  1318. if (i == r)
  1319. IWL_DEBUG(priv, IWL_DL_RX | IWL_DL_ISR, "r = %d, i = %d\n", r, i);
  1320. while (i != r) {
  1321. rxb = rxq->queue[i];
  1322. /* If an RXB doesn't have a Rx queue slot associated with it,
  1323. * then a bug has been introduced in the queue refilling
  1324. * routines -- catch it here */
  1325. BUG_ON(rxb == NULL);
  1326. rxq->queue[i] = NULL;
  1327. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  1328. priv->hw_params.rx_buf_size,
  1329. PCI_DMA_FROMDEVICE);
  1330. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  1331. /* Reclaim a command buffer only if this packet is a response
  1332. * to a (driver-originated) command.
  1333. * If the packet (e.g. Rx frame) originated from uCode,
  1334. * there is no command buffer to reclaim.
  1335. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1336. * but apparently a few don't get set; catch them here. */
  1337. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1338. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1339. (pkt->hdr.cmd != REPLY_TX);
  1340. /* Based on type of command response or notification,
  1341. * handle those that need handling via function in
  1342. * rx_handlers table. See iwl3945_setup_rx_handlers() */
  1343. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1344. IWL_DEBUG(priv, IWL_DL_HCMD | IWL_DL_RX | IWL_DL_ISR,
  1345. "r = %d, i = %d, %s, 0x%02x\n", r, i,
  1346. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1347. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1348. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  1349. } else {
  1350. /* No handling needed */
  1351. IWL_DEBUG(priv, IWL_DL_HCMD | IWL_DL_RX | IWL_DL_ISR,
  1352. "r %d i %d No handler needed for %s, 0x%02x\n",
  1353. r, i, get_cmd_string(pkt->hdr.cmd),
  1354. pkt->hdr.cmd);
  1355. }
  1356. if (reclaim) {
  1357. /* Invoke any callbacks, transfer the skb to caller, and
  1358. * fire off the (possibly) blocking iwl_send_cmd()
  1359. * as we reclaim the driver command queue */
  1360. if (rxb && rxb->skb)
  1361. iwl_tx_cmd_complete(priv, rxb);
  1362. else
  1363. IWL_WARN(priv, "Claim null rxb?\n");
  1364. }
  1365. /* For now we just don't re-use anything. We can tweak this
  1366. * later to try and re-use notification packets and SKBs that
  1367. * fail to Rx correctly */
  1368. if (rxb->skb != NULL) {
  1369. priv->alloc_rxb_skb--;
  1370. dev_kfree_skb_any(rxb->skb);
  1371. rxb->skb = NULL;
  1372. }
  1373. spin_lock_irqsave(&rxq->lock, flags);
  1374. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  1375. spin_unlock_irqrestore(&rxq->lock, flags);
  1376. i = (i + 1) & RX_QUEUE_MASK;
  1377. /* If there are a lot of unused frames,
  1378. * restock the Rx queue so ucode won't assert. */
  1379. if (fill_rx) {
  1380. count++;
  1381. if (count >= 8) {
  1382. priv->rxq.read = i;
  1383. __iwl3945_rx_replenish(priv);
  1384. count = 0;
  1385. }
  1386. }
  1387. }
  1388. /* Backtrack one entry */
  1389. priv->rxq.read = i;
  1390. iwl3945_rx_queue_restock(priv);
  1391. }
  1392. /* call this function to flush any scheduled tasklet */
  1393. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  1394. {
  1395. /* wait to make sure we flush pending tasklet*/
  1396. synchronize_irq(priv->pci_dev->irq);
  1397. tasklet_kill(&priv->irq_tasklet);
  1398. }
  1399. static const char *desc_lookup(int i)
  1400. {
  1401. switch (i) {
  1402. case 1:
  1403. return "FAIL";
  1404. case 2:
  1405. return "BAD_PARAM";
  1406. case 3:
  1407. return "BAD_CHECKSUM";
  1408. case 4:
  1409. return "NMI_INTERRUPT";
  1410. case 5:
  1411. return "SYSASSERT";
  1412. case 6:
  1413. return "FATAL_ERROR";
  1414. }
  1415. return "UNKNOWN";
  1416. }
  1417. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1418. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1419. static void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
  1420. {
  1421. u32 i;
  1422. u32 desc, time, count, base, data1;
  1423. u32 blink1, blink2, ilink1, ilink2;
  1424. int rc;
  1425. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1426. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1427. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1428. return;
  1429. }
  1430. rc = iwl_grab_nic_access(priv);
  1431. if (rc) {
  1432. IWL_WARN(priv, "Can not read from adapter at this time.\n");
  1433. return;
  1434. }
  1435. count = iwl_read_targ_mem(priv, base);
  1436. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1437. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1438. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1439. priv->status, count);
  1440. }
  1441. IWL_ERR(priv, "Desc Time asrtPC blink2 "
  1442. "ilink1 nmiPC Line\n");
  1443. for (i = ERROR_START_OFFSET;
  1444. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1445. i += ERROR_ELEM_SIZE) {
  1446. desc = iwl_read_targ_mem(priv, base + i);
  1447. time =
  1448. iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
  1449. blink1 =
  1450. iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
  1451. blink2 =
  1452. iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
  1453. ilink1 =
  1454. iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
  1455. ilink2 =
  1456. iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
  1457. data1 =
  1458. iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
  1459. IWL_ERR(priv,
  1460. "%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1461. desc_lookup(desc), desc, time, blink1, blink2,
  1462. ilink1, ilink2, data1);
  1463. }
  1464. iwl_release_nic_access(priv);
  1465. }
  1466. #define EVENT_START_OFFSET (6 * sizeof(u32))
  1467. /**
  1468. * iwl3945_print_event_log - Dump error event log to syslog
  1469. *
  1470. * NOTE: Must be called with iwl_grab_nic_access() already obtained!
  1471. */
  1472. static void iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1473. u32 num_events, u32 mode)
  1474. {
  1475. u32 i;
  1476. u32 base; /* SRAM byte address of event log header */
  1477. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1478. u32 ptr; /* SRAM byte address of log data */
  1479. u32 ev, time, data; /* event log data */
  1480. if (num_events == 0)
  1481. return;
  1482. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1483. if (mode == 0)
  1484. event_size = 2 * sizeof(u32);
  1485. else
  1486. event_size = 3 * sizeof(u32);
  1487. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1488. /* "time" is actually "data" for mode 0 (no timestamp).
  1489. * place event id # at far right for easier visual parsing. */
  1490. for (i = 0; i < num_events; i++) {
  1491. ev = iwl_read_targ_mem(priv, ptr);
  1492. ptr += sizeof(u32);
  1493. time = iwl_read_targ_mem(priv, ptr);
  1494. ptr += sizeof(u32);
  1495. if (mode == 0) {
  1496. /* data, ev */
  1497. IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
  1498. } else {
  1499. data = iwl_read_targ_mem(priv, ptr);
  1500. ptr += sizeof(u32);
  1501. IWL_ERR(priv, "%010u\t0x%08x\t%04u\n", time, data, ev);
  1502. }
  1503. }
  1504. }
  1505. static void iwl3945_dump_nic_event_log(struct iwl_priv *priv)
  1506. {
  1507. int rc;
  1508. u32 base; /* SRAM byte address of event log header */
  1509. u32 capacity; /* event log capacity in # entries */
  1510. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1511. u32 num_wraps; /* # times uCode wrapped to top of log */
  1512. u32 next_entry; /* index of next entry to be written by uCode */
  1513. u32 size; /* # entries that we'll print */
  1514. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1515. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1516. IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
  1517. return;
  1518. }
  1519. rc = iwl_grab_nic_access(priv);
  1520. if (rc) {
  1521. IWL_WARN(priv, "Can not read from adapter at this time.\n");
  1522. return;
  1523. }
  1524. /* event log header */
  1525. capacity = iwl_read_targ_mem(priv, base);
  1526. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1527. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1528. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1529. size = num_wraps ? capacity : next_entry;
  1530. /* bail out if nothing in log */
  1531. if (size == 0) {
  1532. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1533. iwl_release_nic_access(priv);
  1534. return;
  1535. }
  1536. IWL_ERR(priv, "Start IWL Event Log Dump: display count %d, wraps %d\n",
  1537. size, num_wraps);
  1538. /* if uCode has wrapped back to top of log, start at the oldest entry,
  1539. * i.e the next one that uCode would fill. */
  1540. if (num_wraps)
  1541. iwl3945_print_event_log(priv, next_entry,
  1542. capacity - next_entry, mode);
  1543. /* (then/else) start at top of log */
  1544. iwl3945_print_event_log(priv, 0, next_entry, mode);
  1545. iwl_release_nic_access(priv);
  1546. }
  1547. static void iwl3945_error_recovery(struct iwl_priv *priv)
  1548. {
  1549. unsigned long flags;
  1550. memcpy(&priv->staging_rxon, &priv->recovery_rxon,
  1551. sizeof(priv->staging_rxon));
  1552. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1553. iwlcore_commit_rxon(priv);
  1554. priv->cfg->ops->smgmt->add_station(priv, priv->bssid, 1, 0, NULL);
  1555. spin_lock_irqsave(&priv->lock, flags);
  1556. priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
  1557. priv->error_recovering = 0;
  1558. spin_unlock_irqrestore(&priv->lock, flags);
  1559. }
  1560. static void iwl3945_irq_tasklet(struct iwl_priv *priv)
  1561. {
  1562. u32 inta, handled = 0;
  1563. u32 inta_fh;
  1564. unsigned long flags;
  1565. #ifdef CONFIG_IWLWIFI_DEBUG
  1566. u32 inta_mask;
  1567. #endif
  1568. spin_lock_irqsave(&priv->lock, flags);
  1569. /* Ack/clear/reset pending uCode interrupts.
  1570. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1571. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1572. inta = iwl_read32(priv, CSR_INT);
  1573. iwl_write32(priv, CSR_INT, inta);
  1574. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1575. * Any new interrupts that happen after this, either while we're
  1576. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1577. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1578. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1579. #ifdef CONFIG_IWLWIFI_DEBUG
  1580. if (priv->debug_level & IWL_DL_ISR) {
  1581. /* just for debug */
  1582. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1583. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1584. inta, inta_mask, inta_fh);
  1585. }
  1586. #endif
  1587. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1588. * atomic, make sure that inta covers all the interrupts that
  1589. * we've discovered, even if FH interrupt came in just after
  1590. * reading CSR_INT. */
  1591. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1592. inta |= CSR_INT_BIT_FH_RX;
  1593. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1594. inta |= CSR_INT_BIT_FH_TX;
  1595. /* Now service all interrupt bits discovered above. */
  1596. if (inta & CSR_INT_BIT_HW_ERR) {
  1597. IWL_ERR(priv, "Microcode HW error detected. Restarting.\n");
  1598. /* Tell the device to stop sending interrupts */
  1599. iwl_disable_interrupts(priv);
  1600. priv->isr_stats.hw++;
  1601. iwl_irq_handle_error(priv);
  1602. handled |= CSR_INT_BIT_HW_ERR;
  1603. spin_unlock_irqrestore(&priv->lock, flags);
  1604. return;
  1605. }
  1606. #ifdef CONFIG_IWLWIFI_DEBUG
  1607. if (priv->debug_level & (IWL_DL_ISR)) {
  1608. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1609. if (inta & CSR_INT_BIT_SCD) {
  1610. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1611. "the frame/frames.\n");
  1612. priv->isr_stats.sch++;
  1613. }
  1614. /* Alive notification via Rx interrupt will do the real work */
  1615. if (inta & CSR_INT_BIT_ALIVE) {
  1616. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1617. priv->isr_stats.alive++;
  1618. }
  1619. }
  1620. #endif
  1621. /* Safely ignore these bits for debug checks below */
  1622. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1623. /* Error detected by uCode */
  1624. if (inta & CSR_INT_BIT_SW_ERR) {
  1625. IWL_ERR(priv, "Microcode SW error detected. "
  1626. "Restarting 0x%X.\n", inta);
  1627. priv->isr_stats.sw++;
  1628. priv->isr_stats.sw_err = inta;
  1629. iwl_irq_handle_error(priv);
  1630. handled |= CSR_INT_BIT_SW_ERR;
  1631. }
  1632. /* uCode wakes up after power-down sleep */
  1633. if (inta & CSR_INT_BIT_WAKEUP) {
  1634. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1635. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1636. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1637. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1638. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1639. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1640. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1641. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1642. priv->isr_stats.wakeup++;
  1643. handled |= CSR_INT_BIT_WAKEUP;
  1644. }
  1645. /* All uCode command responses, including Tx command responses,
  1646. * Rx "responses" (frame-received notification), and other
  1647. * notifications from uCode come through here*/
  1648. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1649. iwl3945_rx_handle(priv);
  1650. priv->isr_stats.rx++;
  1651. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1652. }
  1653. if (inta & CSR_INT_BIT_FH_TX) {
  1654. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1655. priv->isr_stats.tx++;
  1656. iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
  1657. if (!iwl_grab_nic_access(priv)) {
  1658. iwl_write_direct32(priv, FH39_TCSR_CREDIT
  1659. (FH39_SRVC_CHNL), 0x0);
  1660. iwl_release_nic_access(priv);
  1661. }
  1662. handled |= CSR_INT_BIT_FH_TX;
  1663. }
  1664. if (inta & ~handled) {
  1665. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1666. priv->isr_stats.unhandled++;
  1667. }
  1668. if (inta & ~CSR_INI_SET_MASK) {
  1669. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1670. inta & ~CSR_INI_SET_MASK);
  1671. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1672. }
  1673. /* Re-enable all interrupts */
  1674. /* only Re-enable if disabled by irq */
  1675. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1676. iwl_enable_interrupts(priv);
  1677. #ifdef CONFIG_IWLWIFI_DEBUG
  1678. if (priv->debug_level & (IWL_DL_ISR)) {
  1679. inta = iwl_read32(priv, CSR_INT);
  1680. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1681. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1682. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1683. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1684. }
  1685. #endif
  1686. spin_unlock_irqrestore(&priv->lock, flags);
  1687. }
  1688. static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
  1689. enum ieee80211_band band,
  1690. u8 is_active, u8 n_probes,
  1691. struct iwl3945_scan_channel *scan_ch)
  1692. {
  1693. const struct ieee80211_channel *channels = NULL;
  1694. const struct ieee80211_supported_band *sband;
  1695. const struct iwl_channel_info *ch_info;
  1696. u16 passive_dwell = 0;
  1697. u16 active_dwell = 0;
  1698. int added, i;
  1699. sband = iwl_get_hw_mode(priv, band);
  1700. if (!sband)
  1701. return 0;
  1702. channels = sband->channels;
  1703. active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
  1704. passive_dwell = iwl_get_passive_dwell_time(priv, band);
  1705. if (passive_dwell <= active_dwell)
  1706. passive_dwell = active_dwell + 1;
  1707. for (i = 0, added = 0; i < sband->n_channels; i++) {
  1708. if (channels[i].flags & IEEE80211_CHAN_DISABLED)
  1709. continue;
  1710. scan_ch->channel = channels[i].hw_value;
  1711. ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
  1712. if (!is_channel_valid(ch_info)) {
  1713. IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
  1714. scan_ch->channel);
  1715. continue;
  1716. }
  1717. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1718. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1719. /* If passive , set up for auto-switch
  1720. * and use long active_dwell time.
  1721. */
  1722. if (!is_active || is_channel_passive(ch_info) ||
  1723. (channels[i].flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
  1724. scan_ch->type = 0; /* passive */
  1725. if (IWL_UCODE_API(priv->ucode_ver) == 1)
  1726. scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
  1727. } else {
  1728. scan_ch->type = 1; /* active */
  1729. }
  1730. /* Set direct probe bits. These may be used both for active
  1731. * scan channels (probes gets sent right away),
  1732. * or for passive channels (probes get se sent only after
  1733. * hearing clear Rx packet).*/
  1734. if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
  1735. if (n_probes)
  1736. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1737. } else {
  1738. /* uCode v1 does not allow setting direct probe bits on
  1739. * passive channel. */
  1740. if ((scan_ch->type & 1) && n_probes)
  1741. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1742. }
  1743. /* Set txpower levels to defaults */
  1744. scan_ch->tpc.dsp_atten = 110;
  1745. /* scan_pwr_info->tpc.dsp_atten; */
  1746. /*scan_pwr_info->tpc.tx_gain; */
  1747. if (band == IEEE80211_BAND_5GHZ)
  1748. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1749. else {
  1750. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1751. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1752. * power level:
  1753. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1754. */
  1755. }
  1756. IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
  1757. scan_ch->channel,
  1758. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1759. (scan_ch->type & 1) ?
  1760. active_dwell : passive_dwell);
  1761. scan_ch++;
  1762. added++;
  1763. }
  1764. IWL_DEBUG_SCAN(priv, "total channels to scan %d \n", added);
  1765. return added;
  1766. }
  1767. static void iwl3945_init_hw_rates(struct iwl_priv *priv,
  1768. struct ieee80211_rate *rates)
  1769. {
  1770. int i;
  1771. for (i = 0; i < IWL_RATE_COUNT; i++) {
  1772. rates[i].bitrate = iwl3945_rates[i].ieee * 5;
  1773. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  1774. rates[i].hw_value_short = i;
  1775. rates[i].flags = 0;
  1776. if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  1777. /*
  1778. * If CCK != 1M then set short preamble rate flag.
  1779. */
  1780. rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
  1781. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  1782. }
  1783. }
  1784. }
  1785. /******************************************************************************
  1786. *
  1787. * uCode download functions
  1788. *
  1789. ******************************************************************************/
  1790. static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
  1791. {
  1792. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1793. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1794. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1795. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1796. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1797. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1798. }
  1799. /**
  1800. * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
  1801. * looking at all data.
  1802. */
  1803. static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
  1804. {
  1805. u32 val;
  1806. u32 save_len = len;
  1807. int rc = 0;
  1808. u32 errcnt;
  1809. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1810. rc = iwl_grab_nic_access(priv);
  1811. if (rc)
  1812. return rc;
  1813. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1814. IWL39_RTC_INST_LOWER_BOUND);
  1815. errcnt = 0;
  1816. for (; len > 0; len -= sizeof(u32), image++) {
  1817. /* read data comes through single port, auto-incr addr */
  1818. /* NOTE: Use the debugless read so we don't flood kernel log
  1819. * if IWL_DL_IO is set */
  1820. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1821. if (val != le32_to_cpu(*image)) {
  1822. IWL_ERR(priv, "uCode INST section is invalid at "
  1823. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1824. save_len - len, val, le32_to_cpu(*image));
  1825. rc = -EIO;
  1826. errcnt++;
  1827. if (errcnt >= 20)
  1828. break;
  1829. }
  1830. }
  1831. iwl_release_nic_access(priv);
  1832. if (!errcnt)
  1833. IWL_DEBUG_INFO(priv,
  1834. "ucode image in INSTRUCTION memory is good\n");
  1835. return rc;
  1836. }
  1837. /**
  1838. * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1839. * using sample data 100 bytes apart. If these sample points are good,
  1840. * it's a pretty good bet that everything between them is good, too.
  1841. */
  1842. static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1843. {
  1844. u32 val;
  1845. int rc = 0;
  1846. u32 errcnt = 0;
  1847. u32 i;
  1848. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1849. rc = iwl_grab_nic_access(priv);
  1850. if (rc)
  1851. return rc;
  1852. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1853. /* read data comes through single port, auto-incr addr */
  1854. /* NOTE: Use the debugless read so we don't flood kernel log
  1855. * if IWL_DL_IO is set */
  1856. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1857. i + IWL39_RTC_INST_LOWER_BOUND);
  1858. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1859. if (val != le32_to_cpu(*image)) {
  1860. #if 0 /* Enable this if you want to see details */
  1861. IWL_ERR(priv, "uCode INST section is invalid at "
  1862. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1863. i, val, *image);
  1864. #endif
  1865. rc = -EIO;
  1866. errcnt++;
  1867. if (errcnt >= 3)
  1868. break;
  1869. }
  1870. }
  1871. iwl_release_nic_access(priv);
  1872. return rc;
  1873. }
  1874. /**
  1875. * iwl3945_verify_ucode - determine which instruction image is in SRAM,
  1876. * and verify its contents
  1877. */
  1878. static int iwl3945_verify_ucode(struct iwl_priv *priv)
  1879. {
  1880. __le32 *image;
  1881. u32 len;
  1882. int rc = 0;
  1883. /* Try bootstrap */
  1884. image = (__le32 *)priv->ucode_boot.v_addr;
  1885. len = priv->ucode_boot.len;
  1886. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1887. if (rc == 0) {
  1888. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1889. return 0;
  1890. }
  1891. /* Try initialize */
  1892. image = (__le32 *)priv->ucode_init.v_addr;
  1893. len = priv->ucode_init.len;
  1894. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1895. if (rc == 0) {
  1896. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1897. return 0;
  1898. }
  1899. /* Try runtime/protocol */
  1900. image = (__le32 *)priv->ucode_code.v_addr;
  1901. len = priv->ucode_code.len;
  1902. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1903. if (rc == 0) {
  1904. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1905. return 0;
  1906. }
  1907. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1908. /* Since nothing seems to match, show first several data entries in
  1909. * instruction SRAM, so maybe visual inspection will give a clue.
  1910. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1911. image = (__le32 *)priv->ucode_boot.v_addr;
  1912. len = priv->ucode_boot.len;
  1913. rc = iwl3945_verify_inst_full(priv, image, len);
  1914. return rc;
  1915. }
  1916. static void iwl3945_nic_start(struct iwl_priv *priv)
  1917. {
  1918. /* Remove all resets to allow NIC to operate */
  1919. iwl_write32(priv, CSR_RESET, 0);
  1920. }
  1921. /**
  1922. * iwl3945_read_ucode - Read uCode images from disk file.
  1923. *
  1924. * Copy into buffers for card to fetch via bus-mastering
  1925. */
  1926. static int iwl3945_read_ucode(struct iwl_priv *priv)
  1927. {
  1928. struct iwl_ucode *ucode;
  1929. int ret = -EINVAL, index;
  1930. const struct firmware *ucode_raw;
  1931. /* firmware file name contains uCode/driver compatibility version */
  1932. const char *name_pre = priv->cfg->fw_name_pre;
  1933. const unsigned int api_max = priv->cfg->ucode_api_max;
  1934. const unsigned int api_min = priv->cfg->ucode_api_min;
  1935. char buf[25];
  1936. u8 *src;
  1937. size_t len;
  1938. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1939. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1940. * request_firmware() is synchronous, file is in memory on return. */
  1941. for (index = api_max; index >= api_min; index--) {
  1942. sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
  1943. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1944. if (ret < 0) {
  1945. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1946. buf, ret);
  1947. if (ret == -ENOENT)
  1948. continue;
  1949. else
  1950. goto error;
  1951. } else {
  1952. if (index < api_max)
  1953. IWL_ERR(priv, "Loaded firmware %s, "
  1954. "which is deprecated. "
  1955. " Please use API v%u instead.\n",
  1956. buf, api_max);
  1957. IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
  1958. "(%zd bytes) from disk\n",
  1959. buf, ucode_raw->size);
  1960. break;
  1961. }
  1962. }
  1963. if (ret < 0)
  1964. goto error;
  1965. /* Make sure that we got at least our header! */
  1966. if (ucode_raw->size < sizeof(*ucode)) {
  1967. IWL_ERR(priv, "File size way too small!\n");
  1968. ret = -EINVAL;
  1969. goto err_release;
  1970. }
  1971. /* Data from ucode file: header followed by uCode images */
  1972. ucode = (void *)ucode_raw->data;
  1973. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1974. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1975. inst_size = le32_to_cpu(ucode->inst_size);
  1976. data_size = le32_to_cpu(ucode->data_size);
  1977. init_size = le32_to_cpu(ucode->init_size);
  1978. init_data_size = le32_to_cpu(ucode->init_data_size);
  1979. boot_size = le32_to_cpu(ucode->boot_size);
  1980. /* api_ver should match the api version forming part of the
  1981. * firmware filename ... but we don't check for that and only rely
  1982. * on the API version read from firmware header from here on forward */
  1983. if (api_ver < api_min || api_ver > api_max) {
  1984. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1985. "Driver supports v%u, firmware is v%u.\n",
  1986. api_max, api_ver);
  1987. priv->ucode_ver = 0;
  1988. ret = -EINVAL;
  1989. goto err_release;
  1990. }
  1991. if (api_ver != api_max)
  1992. IWL_ERR(priv, "Firmware has old API version. Expected %u, "
  1993. "got %u. New firmware can be obtained "
  1994. "from http://www.intellinuxwireless.org.\n",
  1995. api_max, api_ver);
  1996. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1997. IWL_UCODE_MAJOR(priv->ucode_ver),
  1998. IWL_UCODE_MINOR(priv->ucode_ver),
  1999. IWL_UCODE_API(priv->ucode_ver),
  2000. IWL_UCODE_SERIAL(priv->ucode_ver));
  2001. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  2002. priv->ucode_ver);
  2003. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  2004. inst_size);
  2005. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  2006. data_size);
  2007. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  2008. init_size);
  2009. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  2010. init_data_size);
  2011. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  2012. boot_size);
  2013. /* Verify size of file vs. image size info in file's header */
  2014. if (ucode_raw->size < sizeof(*ucode) +
  2015. inst_size + data_size + init_size +
  2016. init_data_size + boot_size) {
  2017. IWL_DEBUG_INFO(priv, "uCode file size %zd too small\n",
  2018. ucode_raw->size);
  2019. ret = -EINVAL;
  2020. goto err_release;
  2021. }
  2022. /* Verify that uCode images will fit in card's SRAM */
  2023. if (inst_size > IWL39_MAX_INST_SIZE) {
  2024. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  2025. inst_size);
  2026. ret = -EINVAL;
  2027. goto err_release;
  2028. }
  2029. if (data_size > IWL39_MAX_DATA_SIZE) {
  2030. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  2031. data_size);
  2032. ret = -EINVAL;
  2033. goto err_release;
  2034. }
  2035. if (init_size > IWL39_MAX_INST_SIZE) {
  2036. IWL_DEBUG_INFO(priv,
  2037. "uCode init instr len %d too large to fit in\n",
  2038. init_size);
  2039. ret = -EINVAL;
  2040. goto err_release;
  2041. }
  2042. if (init_data_size > IWL39_MAX_DATA_SIZE) {
  2043. IWL_DEBUG_INFO(priv,
  2044. "uCode init data len %d too large to fit in\n",
  2045. init_data_size);
  2046. ret = -EINVAL;
  2047. goto err_release;
  2048. }
  2049. if (boot_size > IWL39_MAX_BSM_SIZE) {
  2050. IWL_DEBUG_INFO(priv,
  2051. "uCode boot instr len %d too large to fit in\n",
  2052. boot_size);
  2053. ret = -EINVAL;
  2054. goto err_release;
  2055. }
  2056. /* Allocate ucode buffers for card's bus-master loading ... */
  2057. /* Runtime instructions and 2 copies of data:
  2058. * 1) unmodified from disk
  2059. * 2) backup cache for save/restore during power-downs */
  2060. priv->ucode_code.len = inst_size;
  2061. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  2062. priv->ucode_data.len = data_size;
  2063. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  2064. priv->ucode_data_backup.len = data_size;
  2065. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  2066. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  2067. !priv->ucode_data_backup.v_addr)
  2068. goto err_pci_alloc;
  2069. /* Initialization instructions and data */
  2070. if (init_size && init_data_size) {
  2071. priv->ucode_init.len = init_size;
  2072. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  2073. priv->ucode_init_data.len = init_data_size;
  2074. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  2075. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  2076. goto err_pci_alloc;
  2077. }
  2078. /* Bootstrap (instructions only, no data) */
  2079. if (boot_size) {
  2080. priv->ucode_boot.len = boot_size;
  2081. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  2082. if (!priv->ucode_boot.v_addr)
  2083. goto err_pci_alloc;
  2084. }
  2085. /* Copy images into buffers for card's bus-master reads ... */
  2086. /* Runtime instructions (first block of data in file) */
  2087. src = &ucode->data[0];
  2088. len = priv->ucode_code.len;
  2089. IWL_DEBUG_INFO(priv,
  2090. "Copying (but not loading) uCode instr len %zd\n", len);
  2091. memcpy(priv->ucode_code.v_addr, src, len);
  2092. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  2093. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  2094. /* Runtime data (2nd block)
  2095. * NOTE: Copy into backup buffer will be done in iwl3945_up() */
  2096. src = &ucode->data[inst_size];
  2097. len = priv->ucode_data.len;
  2098. IWL_DEBUG_INFO(priv,
  2099. "Copying (but not loading) uCode data len %zd\n", len);
  2100. memcpy(priv->ucode_data.v_addr, src, len);
  2101. memcpy(priv->ucode_data_backup.v_addr, src, len);
  2102. /* Initialization instructions (3rd block) */
  2103. if (init_size) {
  2104. src = &ucode->data[inst_size + data_size];
  2105. len = priv->ucode_init.len;
  2106. IWL_DEBUG_INFO(priv,
  2107. "Copying (but not loading) init instr len %zd\n", len);
  2108. memcpy(priv->ucode_init.v_addr, src, len);
  2109. }
  2110. /* Initialization data (4th block) */
  2111. if (init_data_size) {
  2112. src = &ucode->data[inst_size + data_size + init_size];
  2113. len = priv->ucode_init_data.len;
  2114. IWL_DEBUG_INFO(priv,
  2115. "Copying (but not loading) init data len %zd\n", len);
  2116. memcpy(priv->ucode_init_data.v_addr, src, len);
  2117. }
  2118. /* Bootstrap instructions (5th block) */
  2119. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  2120. len = priv->ucode_boot.len;
  2121. IWL_DEBUG_INFO(priv,
  2122. "Copying (but not loading) boot instr len %zd\n", len);
  2123. memcpy(priv->ucode_boot.v_addr, src, len);
  2124. /* We have our copies now, allow OS release its copies */
  2125. release_firmware(ucode_raw);
  2126. return 0;
  2127. err_pci_alloc:
  2128. IWL_ERR(priv, "failed to allocate pci memory\n");
  2129. ret = -ENOMEM;
  2130. iwl3945_dealloc_ucode_pci(priv);
  2131. err_release:
  2132. release_firmware(ucode_raw);
  2133. error:
  2134. return ret;
  2135. }
  2136. /**
  2137. * iwl3945_set_ucode_ptrs - Set uCode address location
  2138. *
  2139. * Tell initialization uCode where to find runtime uCode.
  2140. *
  2141. * BSM registers initially contain pointers to initialization uCode.
  2142. * We need to replace them to load runtime uCode inst and data,
  2143. * and to save runtime data when powering down.
  2144. */
  2145. static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
  2146. {
  2147. dma_addr_t pinst;
  2148. dma_addr_t pdata;
  2149. int rc = 0;
  2150. unsigned long flags;
  2151. /* bits 31:0 for 3945 */
  2152. pinst = priv->ucode_code.p_addr;
  2153. pdata = priv->ucode_data_backup.p_addr;
  2154. spin_lock_irqsave(&priv->lock, flags);
  2155. rc = iwl_grab_nic_access(priv);
  2156. if (rc) {
  2157. spin_unlock_irqrestore(&priv->lock, flags);
  2158. return rc;
  2159. }
  2160. /* Tell bootstrap uCode where to find image to load */
  2161. iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  2162. iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  2163. iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  2164. priv->ucode_data.len);
  2165. /* Inst byte count must be last to set up, bit 31 signals uCode
  2166. * that all new ptr/size info is in place */
  2167. iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  2168. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  2169. iwl_release_nic_access(priv);
  2170. spin_unlock_irqrestore(&priv->lock, flags);
  2171. IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
  2172. return rc;
  2173. }
  2174. /**
  2175. * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
  2176. *
  2177. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  2178. *
  2179. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  2180. */
  2181. static void iwl3945_init_alive_start(struct iwl_priv *priv)
  2182. {
  2183. /* Check alive response for "valid" sign from uCode */
  2184. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  2185. /* We had an error bringing up the hardware, so take it
  2186. * all the way back down so we can try again */
  2187. IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
  2188. goto restart;
  2189. }
  2190. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  2191. * This is a paranoid check, because we would not have gotten the
  2192. * "initialize" alive if code weren't properly loaded. */
  2193. if (iwl3945_verify_ucode(priv)) {
  2194. /* Runtime instruction load was bad;
  2195. * take it all the way back down so we can try again */
  2196. IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
  2197. goto restart;
  2198. }
  2199. /* Send pointers to protocol/runtime uCode image ... init code will
  2200. * load and launch runtime uCode, which will send us another "Alive"
  2201. * notification. */
  2202. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  2203. if (iwl3945_set_ucode_ptrs(priv)) {
  2204. /* Runtime instruction load won't happen;
  2205. * take it all the way back down so we can try again */
  2206. IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
  2207. goto restart;
  2208. }
  2209. return;
  2210. restart:
  2211. queue_work(priv->workqueue, &priv->restart);
  2212. }
  2213. /**
  2214. * iwl3945_alive_start - called after REPLY_ALIVE notification received
  2215. * from protocol/runtime uCode (initialization uCode's
  2216. * Alive gets handled by iwl3945_init_alive_start()).
  2217. */
  2218. static void iwl3945_alive_start(struct iwl_priv *priv)
  2219. {
  2220. int rc = 0;
  2221. int thermal_spin = 0;
  2222. u32 rfkill;
  2223. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  2224. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  2225. /* We had an error bringing up the hardware, so take it
  2226. * all the way back down so we can try again */
  2227. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  2228. goto restart;
  2229. }
  2230. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  2231. * This is a paranoid check, because we would not have gotten the
  2232. * "runtime" alive if code weren't properly loaded. */
  2233. if (iwl3945_verify_ucode(priv)) {
  2234. /* Runtime instruction load was bad;
  2235. * take it all the way back down so we can try again */
  2236. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  2237. goto restart;
  2238. }
  2239. priv->cfg->ops->smgmt->clear_station_table(priv);
  2240. rc = iwl_grab_nic_access(priv);
  2241. if (rc) {
  2242. IWL_WARN(priv, "Can not read RFKILL status from adapter\n");
  2243. return;
  2244. }
  2245. rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
  2246. IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
  2247. iwl_release_nic_access(priv);
  2248. if (rfkill & 0x1) {
  2249. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2250. /* if RFKILL is not on, then wait for thermal
  2251. * sensor in adapter to kick in */
  2252. while (iwl3945_hw_get_temperature(priv) == 0) {
  2253. thermal_spin++;
  2254. udelay(10);
  2255. }
  2256. if (thermal_spin)
  2257. IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
  2258. thermal_spin * 10);
  2259. } else
  2260. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2261. /* After the ALIVE response, we can send commands to 3945 uCode */
  2262. set_bit(STATUS_ALIVE, &priv->status);
  2263. /* Clear out the uCode error bit if it is set */
  2264. clear_bit(STATUS_FW_ERROR, &priv->status);
  2265. if (iwl_is_rfkill(priv))
  2266. return;
  2267. ieee80211_wake_queues(priv->hw);
  2268. priv->active_rate = priv->rates_mask;
  2269. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  2270. iwl_power_update_mode(priv, false);
  2271. if (iwl_is_associated(priv)) {
  2272. struct iwl3945_rxon_cmd *active_rxon =
  2273. (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
  2274. memcpy(&priv->staging_rxon, &priv->active_rxon,
  2275. sizeof(priv->staging_rxon));
  2276. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2277. } else {
  2278. /* Initialize our rx_config data */
  2279. iwl_connection_init_rx_config(priv, priv->iw_mode);
  2280. }
  2281. /* Configure Bluetooth device coexistence support */
  2282. iwl_send_bt_config(priv);
  2283. /* Configure the adapter for unassociated operation */
  2284. iwlcore_commit_rxon(priv);
  2285. iwl3945_reg_txpower_periodic(priv);
  2286. iwl3945_led_register(priv);
  2287. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2288. set_bit(STATUS_READY, &priv->status);
  2289. wake_up_interruptible(&priv->wait_command_queue);
  2290. if (priv->error_recovering)
  2291. iwl3945_error_recovery(priv);
  2292. /* reassociate for ADHOC mode */
  2293. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  2294. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  2295. priv->vif);
  2296. if (beacon)
  2297. iwl_mac_beacon_update(priv->hw, beacon);
  2298. }
  2299. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  2300. iwl_set_mode(priv, priv->iw_mode);
  2301. return;
  2302. restart:
  2303. queue_work(priv->workqueue, &priv->restart);
  2304. }
  2305. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
  2306. static void __iwl3945_down(struct iwl_priv *priv)
  2307. {
  2308. unsigned long flags;
  2309. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  2310. struct ieee80211_conf *conf = NULL;
  2311. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2312. conf = ieee80211_get_hw_conf(priv->hw);
  2313. if (!exit_pending)
  2314. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2315. iwl3945_led_unregister(priv);
  2316. priv->cfg->ops->smgmt->clear_station_table(priv);
  2317. /* Unblock any waiting calls */
  2318. wake_up_interruptible_all(&priv->wait_command_queue);
  2319. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2320. * exiting the module */
  2321. if (!exit_pending)
  2322. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2323. /* stop and reset the on-board processor */
  2324. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2325. /* tell the device to stop sending interrupts */
  2326. spin_lock_irqsave(&priv->lock, flags);
  2327. iwl_disable_interrupts(priv);
  2328. spin_unlock_irqrestore(&priv->lock, flags);
  2329. iwl_synchronize_irq(priv);
  2330. if (priv->mac80211_registered)
  2331. ieee80211_stop_queues(priv->hw);
  2332. /* If we have not previously called iwl3945_init() then
  2333. * clear all bits but the RF Kill bits and return */
  2334. if (!iwl_is_init(priv)) {
  2335. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2336. STATUS_RF_KILL_HW |
  2337. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  2338. STATUS_RF_KILL_SW |
  2339. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2340. STATUS_GEO_CONFIGURED |
  2341. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2342. STATUS_EXIT_PENDING;
  2343. goto exit;
  2344. }
  2345. /* ...otherwise clear out all the status bits but the RF Kill
  2346. * bits and continue taking the NIC down. */
  2347. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2348. STATUS_RF_KILL_HW |
  2349. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  2350. STATUS_RF_KILL_SW |
  2351. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2352. STATUS_GEO_CONFIGURED |
  2353. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2354. STATUS_FW_ERROR |
  2355. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2356. STATUS_EXIT_PENDING;
  2357. priv->cfg->ops->lib->apm_ops.reset(priv);
  2358. spin_lock_irqsave(&priv->lock, flags);
  2359. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  2360. spin_unlock_irqrestore(&priv->lock, flags);
  2361. iwl3945_hw_txq_ctx_stop(priv);
  2362. iwl3945_hw_rxq_stop(priv);
  2363. spin_lock_irqsave(&priv->lock, flags);
  2364. if (!iwl_grab_nic_access(priv)) {
  2365. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  2366. APMG_CLK_VAL_DMA_CLK_RQT);
  2367. iwl_release_nic_access(priv);
  2368. }
  2369. spin_unlock_irqrestore(&priv->lock, flags);
  2370. udelay(5);
  2371. if (exit_pending)
  2372. priv->cfg->ops->lib->apm_ops.stop(priv);
  2373. else
  2374. priv->cfg->ops->lib->apm_ops.reset(priv);
  2375. exit:
  2376. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2377. if (priv->ibss_beacon)
  2378. dev_kfree_skb(priv->ibss_beacon);
  2379. priv->ibss_beacon = NULL;
  2380. /* clear out any free frames */
  2381. iwl3945_clear_free_frames(priv);
  2382. }
  2383. static void iwl3945_down(struct iwl_priv *priv)
  2384. {
  2385. mutex_lock(&priv->mutex);
  2386. __iwl3945_down(priv);
  2387. mutex_unlock(&priv->mutex);
  2388. iwl3945_cancel_deferred_work(priv);
  2389. }
  2390. #define MAX_HW_RESTARTS 5
  2391. static int __iwl3945_up(struct iwl_priv *priv)
  2392. {
  2393. int rc, i;
  2394. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2395. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2396. return -EIO;
  2397. }
  2398. if (test_bit(STATUS_RF_KILL_SW, &priv->status)) {
  2399. IWL_WARN(priv, "Radio disabled by SW RF kill (module "
  2400. "parameter)\n");
  2401. return -ENODEV;
  2402. }
  2403. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2404. IWL_ERR(priv, "ucode not available for device bring up\n");
  2405. return -EIO;
  2406. }
  2407. /* If platform's RF_KILL switch is NOT set to KILL */
  2408. if (iwl_read32(priv, CSR_GP_CNTRL) &
  2409. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2410. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2411. else {
  2412. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2413. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2414. return -ENODEV;
  2415. }
  2416. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2417. rc = iwl3945_hw_nic_init(priv);
  2418. if (rc) {
  2419. IWL_ERR(priv, "Unable to int nic\n");
  2420. return rc;
  2421. }
  2422. /* make sure rfkill handshake bits are cleared */
  2423. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2424. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2425. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2426. /* clear (again), then enable host interrupts */
  2427. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2428. iwl_enable_interrupts(priv);
  2429. /* really make sure rfkill handshake bits are cleared */
  2430. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2431. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2432. /* Copy original ucode data image from disk into backup cache.
  2433. * This will be used to initialize the on-board processor's
  2434. * data SRAM for a clean start when the runtime program first loads. */
  2435. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2436. priv->ucode_data.len);
  2437. /* We return success when we resume from suspend and rf_kill is on. */
  2438. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  2439. return 0;
  2440. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2441. priv->cfg->ops->smgmt->clear_station_table(priv);
  2442. /* load bootstrap state machine,
  2443. * load bootstrap program into processor's memory,
  2444. * prepare to load the "initialize" uCode */
  2445. priv->cfg->ops->lib->load_ucode(priv);
  2446. if (rc) {
  2447. IWL_ERR(priv,
  2448. "Unable to set up bootstrap uCode: %d\n", rc);
  2449. continue;
  2450. }
  2451. /* start card; "initialize" will load runtime ucode */
  2452. iwl3945_nic_start(priv);
  2453. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2454. return 0;
  2455. }
  2456. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2457. __iwl3945_down(priv);
  2458. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2459. /* tried to restart and config the device for as long as our
  2460. * patience could withstand */
  2461. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2462. return -EIO;
  2463. }
  2464. /*****************************************************************************
  2465. *
  2466. * Workqueue callbacks
  2467. *
  2468. *****************************************************************************/
  2469. static void iwl3945_bg_init_alive_start(struct work_struct *data)
  2470. {
  2471. struct iwl_priv *priv =
  2472. container_of(data, struct iwl_priv, init_alive_start.work);
  2473. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2474. return;
  2475. mutex_lock(&priv->mutex);
  2476. iwl3945_init_alive_start(priv);
  2477. mutex_unlock(&priv->mutex);
  2478. }
  2479. static void iwl3945_bg_alive_start(struct work_struct *data)
  2480. {
  2481. struct iwl_priv *priv =
  2482. container_of(data, struct iwl_priv, alive_start.work);
  2483. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2484. return;
  2485. mutex_lock(&priv->mutex);
  2486. iwl3945_alive_start(priv);
  2487. mutex_unlock(&priv->mutex);
  2488. }
  2489. static void iwl3945_rfkill_poll(struct work_struct *data)
  2490. {
  2491. struct iwl_priv *priv =
  2492. container_of(data, struct iwl_priv, rfkill_poll.work);
  2493. unsigned long status = priv->status;
  2494. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2495. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2496. else
  2497. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2498. if (test_bit(STATUS_RF_KILL_HW, &status) != test_bit(STATUS_RF_KILL_HW, &priv->status))
  2499. queue_work(priv->workqueue, &priv->rf_kill);
  2500. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2501. round_jiffies_relative(2 * HZ));
  2502. }
  2503. #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
  2504. static void iwl3945_bg_request_scan(struct work_struct *data)
  2505. {
  2506. struct iwl_priv *priv =
  2507. container_of(data, struct iwl_priv, request_scan);
  2508. struct iwl_host_cmd cmd = {
  2509. .id = REPLY_SCAN_CMD,
  2510. .len = sizeof(struct iwl3945_scan_cmd),
  2511. .meta.flags = CMD_SIZE_HUGE,
  2512. };
  2513. int rc = 0;
  2514. struct iwl3945_scan_cmd *scan;
  2515. struct ieee80211_conf *conf = NULL;
  2516. u8 n_probes = 0;
  2517. enum ieee80211_band band;
  2518. bool is_active = false;
  2519. conf = ieee80211_get_hw_conf(priv->hw);
  2520. mutex_lock(&priv->mutex);
  2521. if (!iwl_is_ready(priv)) {
  2522. IWL_WARN(priv, "request scan called when driver not ready.\n");
  2523. goto done;
  2524. }
  2525. /* Make sure the scan wasn't canceled before this queued work
  2526. * was given the chance to run... */
  2527. if (!test_bit(STATUS_SCANNING, &priv->status))
  2528. goto done;
  2529. /* This should never be called or scheduled if there is currently
  2530. * a scan active in the hardware. */
  2531. if (test_bit(STATUS_SCAN_HW, &priv->status)) {
  2532. IWL_DEBUG_INFO(priv, "Multiple concurrent scan requests "
  2533. "Ignoring second request.\n");
  2534. rc = -EIO;
  2535. goto done;
  2536. }
  2537. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2538. IWL_DEBUG_SCAN(priv, "Aborting scan due to device shutdown\n");
  2539. goto done;
  2540. }
  2541. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  2542. IWL_DEBUG_HC(priv,
  2543. "Scan request while abort pending. Queuing.\n");
  2544. goto done;
  2545. }
  2546. if (iwl_is_rfkill(priv)) {
  2547. IWL_DEBUG_HC(priv, "Aborting scan due to RF Kill activation\n");
  2548. goto done;
  2549. }
  2550. if (!test_bit(STATUS_READY, &priv->status)) {
  2551. IWL_DEBUG_HC(priv,
  2552. "Scan request while uninitialized. Queuing.\n");
  2553. goto done;
  2554. }
  2555. if (!priv->scan_bands) {
  2556. IWL_DEBUG_HC(priv, "Aborting scan due to no requested bands\n");
  2557. goto done;
  2558. }
  2559. if (!priv->scan) {
  2560. priv->scan = kmalloc(sizeof(struct iwl3945_scan_cmd) +
  2561. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  2562. if (!priv->scan) {
  2563. rc = -ENOMEM;
  2564. goto done;
  2565. }
  2566. }
  2567. scan = priv->scan;
  2568. memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
  2569. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  2570. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  2571. if (iwl_is_associated(priv)) {
  2572. u16 interval = 0;
  2573. u32 extra;
  2574. u32 suspend_time = 100;
  2575. u32 scan_suspend_time = 100;
  2576. unsigned long flags;
  2577. IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
  2578. spin_lock_irqsave(&priv->lock, flags);
  2579. interval = priv->beacon_int;
  2580. spin_unlock_irqrestore(&priv->lock, flags);
  2581. scan->suspend_time = 0;
  2582. scan->max_out_time = cpu_to_le32(200 * 1024);
  2583. if (!interval)
  2584. interval = suspend_time;
  2585. /*
  2586. * suspend time format:
  2587. * 0-19: beacon interval in usec (time before exec.)
  2588. * 20-23: 0
  2589. * 24-31: number of beacons (suspend between channels)
  2590. */
  2591. extra = (suspend_time / interval) << 24;
  2592. scan_suspend_time = 0xFF0FFFFF &
  2593. (extra | ((suspend_time % interval) * 1024));
  2594. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2595. IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
  2596. scan_suspend_time, interval);
  2597. }
  2598. if (priv->scan_request->n_ssids) {
  2599. int i, p = 0;
  2600. IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
  2601. for (i = 0; i < priv->scan_request->n_ssids; i++) {
  2602. /* always does wildcard anyway */
  2603. if (!priv->scan_request->ssids[i].ssid_len)
  2604. continue;
  2605. scan->direct_scan[p].id = WLAN_EID_SSID;
  2606. scan->direct_scan[p].len =
  2607. priv->scan_request->ssids[i].ssid_len;
  2608. memcpy(scan->direct_scan[p].ssid,
  2609. priv->scan_request->ssids[i].ssid,
  2610. priv->scan_request->ssids[i].ssid_len);
  2611. n_probes++;
  2612. p++;
  2613. }
  2614. is_active = true;
  2615. } else
  2616. IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
  2617. /* We don't build a direct scan probe request; the uCode will do
  2618. * that based on the direct_mask added to each channel entry */
  2619. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2620. scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
  2621. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2622. /* flags + rate selection */
  2623. if (priv->scan_bands & BIT(IEEE80211_BAND_2GHZ)) {
  2624. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2625. scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
  2626. scan->good_CRC_th = 0;
  2627. band = IEEE80211_BAND_2GHZ;
  2628. } else if (priv->scan_bands & BIT(IEEE80211_BAND_5GHZ)) {
  2629. scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
  2630. /*
  2631. * If active scaning is requested but a certain channel
  2632. * is marked passive, we can do active scanning if we
  2633. * detect transmissions.
  2634. */
  2635. scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH : 0;
  2636. band = IEEE80211_BAND_5GHZ;
  2637. } else {
  2638. IWL_WARN(priv, "Invalid scan band count\n");
  2639. goto done;
  2640. }
  2641. scan->tx_cmd.len = cpu_to_le16(
  2642. iwl_fill_probe_req(priv,
  2643. (struct ieee80211_mgmt *)scan->data,
  2644. priv->scan_request->ie,
  2645. priv->scan_request->ie_len,
  2646. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2647. /* select Rx antennas */
  2648. scan->flags |= iwl3945_get_antenna_flags(priv);
  2649. if (iwl_is_monitor_mode(priv))
  2650. scan->filter_flags = RXON_FILTER_PROMISC_MSK;
  2651. scan->channel_count =
  2652. iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
  2653. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
  2654. if (scan->channel_count == 0) {
  2655. IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
  2656. goto done;
  2657. }
  2658. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  2659. scan->channel_count * sizeof(struct iwl3945_scan_channel);
  2660. cmd.data = scan;
  2661. scan->len = cpu_to_le16(cmd.len);
  2662. set_bit(STATUS_SCAN_HW, &priv->status);
  2663. rc = iwl_send_cmd_sync(priv, &cmd);
  2664. if (rc)
  2665. goto done;
  2666. queue_delayed_work(priv->workqueue, &priv->scan_check,
  2667. IWL_SCAN_CHECK_WATCHDOG);
  2668. mutex_unlock(&priv->mutex);
  2669. return;
  2670. done:
  2671. /* can not perform scan make sure we clear scanning
  2672. * bits from status so next scan request can be performed.
  2673. * if we dont clear scanning status bit here all next scan
  2674. * will fail
  2675. */
  2676. clear_bit(STATUS_SCAN_HW, &priv->status);
  2677. clear_bit(STATUS_SCANNING, &priv->status);
  2678. /* inform mac80211 scan aborted */
  2679. queue_work(priv->workqueue, &priv->scan_completed);
  2680. mutex_unlock(&priv->mutex);
  2681. }
  2682. static void iwl3945_bg_up(struct work_struct *data)
  2683. {
  2684. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  2685. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2686. return;
  2687. mutex_lock(&priv->mutex);
  2688. __iwl3945_up(priv);
  2689. mutex_unlock(&priv->mutex);
  2690. iwl_rfkill_set_hw_state(priv);
  2691. }
  2692. static void iwl3945_bg_restart(struct work_struct *data)
  2693. {
  2694. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2695. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2696. return;
  2697. iwl3945_down(priv);
  2698. queue_work(priv->workqueue, &priv->up);
  2699. }
  2700. static void iwl3945_bg_rx_replenish(struct work_struct *data)
  2701. {
  2702. struct iwl_priv *priv =
  2703. container_of(data, struct iwl_priv, rx_replenish);
  2704. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2705. return;
  2706. mutex_lock(&priv->mutex);
  2707. iwl3945_rx_replenish(priv);
  2708. mutex_unlock(&priv->mutex);
  2709. }
  2710. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2711. void iwl3945_post_associate(struct iwl_priv *priv)
  2712. {
  2713. int rc = 0;
  2714. struct ieee80211_conf *conf = NULL;
  2715. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2716. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2717. return;
  2718. }
  2719. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2720. priv->assoc_id, priv->active_rxon.bssid_addr);
  2721. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2722. return;
  2723. if (!priv->vif || !priv->is_open)
  2724. return;
  2725. iwl_scan_cancel_timeout(priv, 200);
  2726. conf = ieee80211_get_hw_conf(priv->hw);
  2727. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2728. iwlcore_commit_rxon(priv);
  2729. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2730. iwl3945_setup_rxon_timing(priv);
  2731. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2732. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2733. if (rc)
  2734. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2735. "Attempting to continue.\n");
  2736. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2737. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2738. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2739. priv->assoc_id, priv->beacon_int);
  2740. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2741. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2742. else
  2743. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2744. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2745. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2746. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2747. else
  2748. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2749. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2750. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2751. }
  2752. iwlcore_commit_rxon(priv);
  2753. switch (priv->iw_mode) {
  2754. case NL80211_IFTYPE_STATION:
  2755. iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
  2756. break;
  2757. case NL80211_IFTYPE_ADHOC:
  2758. priv->assoc_id = 1;
  2759. priv->cfg->ops->smgmt->add_station(priv, priv->bssid, 0, 0, NULL);
  2760. iwl3945_sync_sta(priv, IWL_STA_ID,
  2761. (priv->band == IEEE80211_BAND_5GHZ) ?
  2762. IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP,
  2763. CMD_ASYNC);
  2764. iwl3945_rate_scale_init(priv->hw, IWL_STA_ID);
  2765. iwl3945_send_beacon_cmd(priv);
  2766. break;
  2767. default:
  2768. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2769. __func__, priv->iw_mode);
  2770. break;
  2771. }
  2772. iwl_activate_qos(priv, 0);
  2773. /* we have just associated, don't start scan too early */
  2774. priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
  2775. }
  2776. /*****************************************************************************
  2777. *
  2778. * mac80211 entry point functions
  2779. *
  2780. *****************************************************************************/
  2781. #define UCODE_READY_TIMEOUT (2 * HZ)
  2782. static int iwl3945_mac_start(struct ieee80211_hw *hw)
  2783. {
  2784. struct iwl_priv *priv = hw->priv;
  2785. int ret;
  2786. IWL_DEBUG_MAC80211(priv, "enter\n");
  2787. /* we should be verifying the device is ready to be opened */
  2788. mutex_lock(&priv->mutex);
  2789. memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
  2790. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2791. * ucode filename and max sizes are card-specific. */
  2792. if (!priv->ucode_code.len) {
  2793. ret = iwl3945_read_ucode(priv);
  2794. if (ret) {
  2795. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  2796. mutex_unlock(&priv->mutex);
  2797. goto out_release_irq;
  2798. }
  2799. }
  2800. ret = __iwl3945_up(priv);
  2801. mutex_unlock(&priv->mutex);
  2802. iwl_rfkill_set_hw_state(priv);
  2803. if (ret)
  2804. goto out_release_irq;
  2805. IWL_DEBUG_INFO(priv, "Start UP work.\n");
  2806. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  2807. * mac80211 will not be run successfully. */
  2808. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2809. test_bit(STATUS_READY, &priv->status),
  2810. UCODE_READY_TIMEOUT);
  2811. if (!ret) {
  2812. if (!test_bit(STATUS_READY, &priv->status)) {
  2813. IWL_ERR(priv,
  2814. "Wait for START_ALIVE timeout after %dms.\n",
  2815. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2816. ret = -ETIMEDOUT;
  2817. goto out_release_irq;
  2818. }
  2819. }
  2820. /* ucode is running and will send rfkill notifications,
  2821. * no need to poll the killswitch state anymore */
  2822. cancel_delayed_work(&priv->rfkill_poll);
  2823. priv->is_open = 1;
  2824. IWL_DEBUG_MAC80211(priv, "leave\n");
  2825. return 0;
  2826. out_release_irq:
  2827. priv->is_open = 0;
  2828. IWL_DEBUG_MAC80211(priv, "leave - failed\n");
  2829. return ret;
  2830. }
  2831. static void iwl3945_mac_stop(struct ieee80211_hw *hw)
  2832. {
  2833. struct iwl_priv *priv = hw->priv;
  2834. IWL_DEBUG_MAC80211(priv, "enter\n");
  2835. if (!priv->is_open) {
  2836. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  2837. return;
  2838. }
  2839. priv->is_open = 0;
  2840. if (iwl_is_ready_rf(priv)) {
  2841. /* stop mac, cancel any scan request and clear
  2842. * RXON_FILTER_ASSOC_MSK BIT
  2843. */
  2844. mutex_lock(&priv->mutex);
  2845. iwl_scan_cancel_timeout(priv, 100);
  2846. mutex_unlock(&priv->mutex);
  2847. }
  2848. iwl3945_down(priv);
  2849. flush_workqueue(priv->workqueue);
  2850. /* start polling the killswitch state again */
  2851. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2852. round_jiffies_relative(2 * HZ));
  2853. IWL_DEBUG_MAC80211(priv, "leave\n");
  2854. }
  2855. static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2856. {
  2857. struct iwl_priv *priv = hw->priv;
  2858. IWL_DEBUG_MAC80211(priv, "enter\n");
  2859. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2860. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2861. if (iwl3945_tx_skb(priv, skb))
  2862. dev_kfree_skb_any(skb);
  2863. IWL_DEBUG_MAC80211(priv, "leave\n");
  2864. return NETDEV_TX_OK;
  2865. }
  2866. void iwl3945_config_ap(struct iwl_priv *priv)
  2867. {
  2868. int rc = 0;
  2869. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2870. return;
  2871. /* The following should be done only at AP bring up */
  2872. if (!(iwl_is_associated(priv))) {
  2873. /* RXON - unassoc (to set timing command) */
  2874. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2875. iwlcore_commit_rxon(priv);
  2876. /* RXON Timing */
  2877. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2878. iwl3945_setup_rxon_timing(priv);
  2879. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2880. sizeof(priv->rxon_timing),
  2881. &priv->rxon_timing);
  2882. if (rc)
  2883. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2884. "Attempting to continue.\n");
  2885. /* FIXME: what should be the assoc_id for AP? */
  2886. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2887. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2888. priv->staging_rxon.flags |=
  2889. RXON_FLG_SHORT_PREAMBLE_MSK;
  2890. else
  2891. priv->staging_rxon.flags &=
  2892. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2893. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2894. if (priv->assoc_capability &
  2895. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2896. priv->staging_rxon.flags |=
  2897. RXON_FLG_SHORT_SLOT_MSK;
  2898. else
  2899. priv->staging_rxon.flags &=
  2900. ~RXON_FLG_SHORT_SLOT_MSK;
  2901. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2902. priv->staging_rxon.flags &=
  2903. ~RXON_FLG_SHORT_SLOT_MSK;
  2904. }
  2905. /* restore RXON assoc */
  2906. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2907. iwlcore_commit_rxon(priv);
  2908. priv->cfg->ops->smgmt->add_station(priv, iwl_bcast_addr, 0, 0, NULL);
  2909. }
  2910. iwl3945_send_beacon_cmd(priv);
  2911. /* FIXME - we need to add code here to detect a totally new
  2912. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2913. * clear sta table, add BCAST sta... */
  2914. }
  2915. static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2916. struct ieee80211_vif *vif,
  2917. struct ieee80211_sta *sta,
  2918. struct ieee80211_key_conf *key)
  2919. {
  2920. struct iwl_priv *priv = hw->priv;
  2921. const u8 *addr;
  2922. int ret = 0;
  2923. u8 sta_id = IWL_INVALID_STATION;
  2924. u8 static_key;
  2925. IWL_DEBUG_MAC80211(priv, "enter\n");
  2926. if (iwl3945_mod_params.sw_crypto) {
  2927. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2928. return -EOPNOTSUPP;
  2929. }
  2930. addr = sta ? sta->addr : iwl_bcast_addr;
  2931. static_key = !iwl_is_associated(priv);
  2932. if (!static_key) {
  2933. sta_id = priv->cfg->ops->smgmt->find_station(priv, addr);
  2934. if (sta_id == IWL_INVALID_STATION) {
  2935. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2936. addr);
  2937. return -EINVAL;
  2938. }
  2939. }
  2940. mutex_lock(&priv->mutex);
  2941. iwl_scan_cancel_timeout(priv, 100);
  2942. mutex_unlock(&priv->mutex);
  2943. switch (cmd) {
  2944. case SET_KEY:
  2945. if (static_key)
  2946. ret = iwl3945_set_static_key(priv, key);
  2947. else
  2948. ret = iwl3945_set_dynamic_key(priv, key, sta_id);
  2949. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2950. break;
  2951. case DISABLE_KEY:
  2952. if (static_key)
  2953. ret = iwl3945_remove_static_key(priv);
  2954. else
  2955. ret = iwl3945_clear_sta_key_info(priv, sta_id);
  2956. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2957. break;
  2958. default:
  2959. ret = -EINVAL;
  2960. }
  2961. IWL_DEBUG_MAC80211(priv, "leave\n");
  2962. return ret;
  2963. }
  2964. /*****************************************************************************
  2965. *
  2966. * sysfs attributes
  2967. *
  2968. *****************************************************************************/
  2969. #ifdef CONFIG_IWLWIFI_DEBUG
  2970. /*
  2971. * The following adds a new attribute to the sysfs representation
  2972. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2973. * used for controlling the debug level.
  2974. *
  2975. * See the level definitions in iwl for details.
  2976. */
  2977. static ssize_t show_debug_level(struct device *d,
  2978. struct device_attribute *attr, char *buf)
  2979. {
  2980. struct iwl_priv *priv = d->driver_data;
  2981. return sprintf(buf, "0x%08X\n", priv->debug_level);
  2982. }
  2983. static ssize_t store_debug_level(struct device *d,
  2984. struct device_attribute *attr,
  2985. const char *buf, size_t count)
  2986. {
  2987. struct iwl_priv *priv = d->driver_data;
  2988. unsigned long val;
  2989. int ret;
  2990. ret = strict_strtoul(buf, 0, &val);
  2991. if (ret)
  2992. IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
  2993. else
  2994. priv->debug_level = val;
  2995. return strnlen(buf, count);
  2996. }
  2997. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2998. show_debug_level, store_debug_level);
  2999. #endif /* CONFIG_IWLWIFI_DEBUG */
  3000. static ssize_t show_temperature(struct device *d,
  3001. struct device_attribute *attr, char *buf)
  3002. {
  3003. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3004. if (!iwl_is_alive(priv))
  3005. return -EAGAIN;
  3006. return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
  3007. }
  3008. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  3009. static ssize_t show_tx_power(struct device *d,
  3010. struct device_attribute *attr, char *buf)
  3011. {
  3012. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3013. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  3014. }
  3015. static ssize_t store_tx_power(struct device *d,
  3016. struct device_attribute *attr,
  3017. const char *buf, size_t count)
  3018. {
  3019. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3020. char *p = (char *)buf;
  3021. u32 val;
  3022. val = simple_strtoul(p, &p, 10);
  3023. if (p == buf)
  3024. IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
  3025. else
  3026. iwl3945_hw_reg_set_txpower(priv, val);
  3027. return count;
  3028. }
  3029. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  3030. static ssize_t show_flags(struct device *d,
  3031. struct device_attribute *attr, char *buf)
  3032. {
  3033. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3034. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  3035. }
  3036. static ssize_t store_flags(struct device *d,
  3037. struct device_attribute *attr,
  3038. const char *buf, size_t count)
  3039. {
  3040. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3041. u32 flags = simple_strtoul(buf, NULL, 0);
  3042. mutex_lock(&priv->mutex);
  3043. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  3044. /* Cancel any currently running scans... */
  3045. if (iwl_scan_cancel_timeout(priv, 100))
  3046. IWL_WARN(priv, "Could not cancel scan.\n");
  3047. else {
  3048. IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
  3049. flags);
  3050. priv->staging_rxon.flags = cpu_to_le32(flags);
  3051. iwlcore_commit_rxon(priv);
  3052. }
  3053. }
  3054. mutex_unlock(&priv->mutex);
  3055. return count;
  3056. }
  3057. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  3058. static ssize_t show_filter_flags(struct device *d,
  3059. struct device_attribute *attr, char *buf)
  3060. {
  3061. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3062. return sprintf(buf, "0x%04X\n",
  3063. le32_to_cpu(priv->active_rxon.filter_flags));
  3064. }
  3065. static ssize_t store_filter_flags(struct device *d,
  3066. struct device_attribute *attr,
  3067. const char *buf, size_t count)
  3068. {
  3069. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3070. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  3071. mutex_lock(&priv->mutex);
  3072. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  3073. /* Cancel any currently running scans... */
  3074. if (iwl_scan_cancel_timeout(priv, 100))
  3075. IWL_WARN(priv, "Could not cancel scan.\n");
  3076. else {
  3077. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  3078. "0x%04X\n", filter_flags);
  3079. priv->staging_rxon.filter_flags =
  3080. cpu_to_le32(filter_flags);
  3081. iwlcore_commit_rxon(priv);
  3082. }
  3083. }
  3084. mutex_unlock(&priv->mutex);
  3085. return count;
  3086. }
  3087. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  3088. store_filter_flags);
  3089. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  3090. static ssize_t show_measurement(struct device *d,
  3091. struct device_attribute *attr, char *buf)
  3092. {
  3093. struct iwl_priv *priv = dev_get_drvdata(d);
  3094. struct iwl_spectrum_notification measure_report;
  3095. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  3096. u8 *data = (u8 *)&measure_report;
  3097. unsigned long flags;
  3098. spin_lock_irqsave(&priv->lock, flags);
  3099. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  3100. spin_unlock_irqrestore(&priv->lock, flags);
  3101. return 0;
  3102. }
  3103. memcpy(&measure_report, &priv->measure_report, size);
  3104. priv->measurement_status = 0;
  3105. spin_unlock_irqrestore(&priv->lock, flags);
  3106. while (size && (PAGE_SIZE - len)) {
  3107. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3108. PAGE_SIZE - len, 1);
  3109. len = strlen(buf);
  3110. if (PAGE_SIZE - len)
  3111. buf[len++] = '\n';
  3112. ofs += 16;
  3113. size -= min(size, 16U);
  3114. }
  3115. return len;
  3116. }
  3117. static ssize_t store_measurement(struct device *d,
  3118. struct device_attribute *attr,
  3119. const char *buf, size_t count)
  3120. {
  3121. struct iwl_priv *priv = dev_get_drvdata(d);
  3122. struct ieee80211_measurement_params params = {
  3123. .channel = le16_to_cpu(priv->active_rxon.channel),
  3124. .start_time = cpu_to_le64(priv->last_tsf),
  3125. .duration = cpu_to_le16(1),
  3126. };
  3127. u8 type = IWL_MEASURE_BASIC;
  3128. u8 buffer[32];
  3129. u8 channel;
  3130. if (count) {
  3131. char *p = buffer;
  3132. strncpy(buffer, buf, min(sizeof(buffer), count));
  3133. channel = simple_strtoul(p, NULL, 0);
  3134. if (channel)
  3135. params.channel = channel;
  3136. p = buffer;
  3137. while (*p && *p != ' ')
  3138. p++;
  3139. if (*p)
  3140. type = simple_strtoul(p + 1, NULL, 0);
  3141. }
  3142. IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
  3143. "channel %d (for '%s')\n", type, params.channel, buf);
  3144. iwl3945_get_measurement(priv, &params, type);
  3145. return count;
  3146. }
  3147. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  3148. show_measurement, store_measurement);
  3149. #endif /* CONFIG_IWL3945_SPECTRUM_MEASUREMENT */
  3150. static ssize_t store_retry_rate(struct device *d,
  3151. struct device_attribute *attr,
  3152. const char *buf, size_t count)
  3153. {
  3154. struct iwl_priv *priv = dev_get_drvdata(d);
  3155. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  3156. if (priv->retry_rate <= 0)
  3157. priv->retry_rate = 1;
  3158. return count;
  3159. }
  3160. static ssize_t show_retry_rate(struct device *d,
  3161. struct device_attribute *attr, char *buf)
  3162. {
  3163. struct iwl_priv *priv = dev_get_drvdata(d);
  3164. return sprintf(buf, "%d", priv->retry_rate);
  3165. }
  3166. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  3167. store_retry_rate);
  3168. static ssize_t store_power_level(struct device *d,
  3169. struct device_attribute *attr,
  3170. const char *buf, size_t count)
  3171. {
  3172. struct iwl_priv *priv = dev_get_drvdata(d);
  3173. int ret;
  3174. unsigned long mode;
  3175. mutex_lock(&priv->mutex);
  3176. ret = strict_strtoul(buf, 10, &mode);
  3177. if (ret)
  3178. goto out;
  3179. ret = iwl_power_set_user_mode(priv, mode);
  3180. if (ret) {
  3181. IWL_DEBUG_MAC80211(priv, "failed setting power mode.\n");
  3182. goto out;
  3183. }
  3184. ret = count;
  3185. out:
  3186. mutex_unlock(&priv->mutex);
  3187. return ret;
  3188. }
  3189. static ssize_t show_power_level(struct device *d,
  3190. struct device_attribute *attr, char *buf)
  3191. {
  3192. struct iwl_priv *priv = dev_get_drvdata(d);
  3193. int mode = priv->power_data.user_power_setting;
  3194. int system = priv->power_data.system_power_setting;
  3195. int level = priv->power_data.power_mode;
  3196. char *p = buf;
  3197. switch (system) {
  3198. case IWL_POWER_SYS_AUTO:
  3199. p += sprintf(p, "SYSTEM:auto");
  3200. break;
  3201. case IWL_POWER_SYS_AC:
  3202. p += sprintf(p, "SYSTEM:ac");
  3203. break;
  3204. case IWL_POWER_SYS_BATTERY:
  3205. p += sprintf(p, "SYSTEM:battery");
  3206. break;
  3207. }
  3208. p += sprintf(p, "\tMODE:%s", (mode < IWL_POWER_AUTO) ?
  3209. "fixed" : "auto");
  3210. p += sprintf(p, "\tINDEX:%d", level);
  3211. p += sprintf(p, "\n");
  3212. return p - buf + 1;
  3213. }
  3214. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR,
  3215. show_power_level, store_power_level);
  3216. #define MAX_WX_STRING 80
  3217. /* Values are in microsecond */
  3218. static const s32 timeout_duration[] = {
  3219. 350000,
  3220. 250000,
  3221. 75000,
  3222. 37000,
  3223. 25000,
  3224. };
  3225. static const s32 period_duration[] = {
  3226. 400000,
  3227. 700000,
  3228. 1000000,
  3229. 1000000,
  3230. 1000000
  3231. };
  3232. static ssize_t show_channels(struct device *d,
  3233. struct device_attribute *attr, char *buf)
  3234. {
  3235. /* all this shit doesn't belong into sysfs anyway */
  3236. return 0;
  3237. }
  3238. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  3239. static ssize_t show_statistics(struct device *d,
  3240. struct device_attribute *attr, char *buf)
  3241. {
  3242. struct iwl_priv *priv = dev_get_drvdata(d);
  3243. u32 size = sizeof(struct iwl3945_notif_statistics);
  3244. u32 len = 0, ofs = 0;
  3245. u8 *data = (u8 *)&priv->statistics_39;
  3246. int rc = 0;
  3247. if (!iwl_is_alive(priv))
  3248. return -EAGAIN;
  3249. mutex_lock(&priv->mutex);
  3250. rc = iwl_send_statistics_request(priv, 0);
  3251. mutex_unlock(&priv->mutex);
  3252. if (rc) {
  3253. len = sprintf(buf,
  3254. "Error sending statistics request: 0x%08X\n", rc);
  3255. return len;
  3256. }
  3257. while (size && (PAGE_SIZE - len)) {
  3258. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3259. PAGE_SIZE - len, 1);
  3260. len = strlen(buf);
  3261. if (PAGE_SIZE - len)
  3262. buf[len++] = '\n';
  3263. ofs += 16;
  3264. size -= min(size, 16U);
  3265. }
  3266. return len;
  3267. }
  3268. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  3269. static ssize_t show_antenna(struct device *d,
  3270. struct device_attribute *attr, char *buf)
  3271. {
  3272. struct iwl_priv *priv = dev_get_drvdata(d);
  3273. if (!iwl_is_alive(priv))
  3274. return -EAGAIN;
  3275. return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
  3276. }
  3277. static ssize_t store_antenna(struct device *d,
  3278. struct device_attribute *attr,
  3279. const char *buf, size_t count)
  3280. {
  3281. struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
  3282. int ant;
  3283. if (count == 0)
  3284. return 0;
  3285. if (sscanf(buf, "%1i", &ant) != 1) {
  3286. IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
  3287. return count;
  3288. }
  3289. if ((ant >= 0) && (ant <= 2)) {
  3290. IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
  3291. iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
  3292. } else
  3293. IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
  3294. return count;
  3295. }
  3296. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
  3297. static ssize_t show_status(struct device *d,
  3298. struct device_attribute *attr, char *buf)
  3299. {
  3300. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3301. if (!iwl_is_alive(priv))
  3302. return -EAGAIN;
  3303. return sprintf(buf, "0x%08x\n", (int)priv->status);
  3304. }
  3305. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  3306. static ssize_t dump_error_log(struct device *d,
  3307. struct device_attribute *attr,
  3308. const char *buf, size_t count)
  3309. {
  3310. char *p = (char *)buf;
  3311. if (p[0] == '1')
  3312. iwl3945_dump_nic_error_log((struct iwl_priv *)d->driver_data);
  3313. return strnlen(buf, count);
  3314. }
  3315. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  3316. static ssize_t dump_event_log(struct device *d,
  3317. struct device_attribute *attr,
  3318. const char *buf, size_t count)
  3319. {
  3320. char *p = (char *)buf;
  3321. if (p[0] == '1')
  3322. iwl3945_dump_nic_event_log((struct iwl_priv *)d->driver_data);
  3323. return strnlen(buf, count);
  3324. }
  3325. static DEVICE_ATTR(dump_events, S_IWUSR, NULL, dump_event_log);
  3326. /*****************************************************************************
  3327. *
  3328. * driver setup and tear down
  3329. *
  3330. *****************************************************************************/
  3331. static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
  3332. {
  3333. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  3334. init_waitqueue_head(&priv->wait_command_queue);
  3335. INIT_WORK(&priv->up, iwl3945_bg_up);
  3336. INIT_WORK(&priv->restart, iwl3945_bg_restart);
  3337. INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
  3338. INIT_WORK(&priv->rf_kill, iwl_bg_rf_kill);
  3339. INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
  3340. INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
  3341. INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
  3342. INIT_DELAYED_WORK(&priv->rfkill_poll, iwl3945_rfkill_poll);
  3343. INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
  3344. INIT_WORK(&priv->request_scan, iwl3945_bg_request_scan);
  3345. INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
  3346. INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
  3347. iwl3945_hw_setup_deferred_work(priv);
  3348. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  3349. iwl3945_irq_tasklet, (unsigned long)priv);
  3350. }
  3351. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
  3352. {
  3353. iwl3945_hw_cancel_deferred_work(priv);
  3354. cancel_delayed_work_sync(&priv->init_alive_start);
  3355. cancel_delayed_work(&priv->scan_check);
  3356. cancel_delayed_work(&priv->alive_start);
  3357. cancel_work_sync(&priv->beacon_update);
  3358. }
  3359. static struct attribute *iwl3945_sysfs_entries[] = {
  3360. &dev_attr_antenna.attr,
  3361. &dev_attr_channels.attr,
  3362. &dev_attr_dump_errors.attr,
  3363. &dev_attr_dump_events.attr,
  3364. &dev_attr_flags.attr,
  3365. &dev_attr_filter_flags.attr,
  3366. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  3367. &dev_attr_measurement.attr,
  3368. #endif
  3369. &dev_attr_power_level.attr,
  3370. &dev_attr_retry_rate.attr,
  3371. &dev_attr_statistics.attr,
  3372. &dev_attr_status.attr,
  3373. &dev_attr_temperature.attr,
  3374. &dev_attr_tx_power.attr,
  3375. #ifdef CONFIG_IWLWIFI_DEBUG
  3376. &dev_attr_debug_level.attr,
  3377. #endif
  3378. NULL
  3379. };
  3380. static struct attribute_group iwl3945_attribute_group = {
  3381. .name = NULL, /* put in device directory */
  3382. .attrs = iwl3945_sysfs_entries,
  3383. };
  3384. static struct ieee80211_ops iwl3945_hw_ops = {
  3385. .tx = iwl3945_mac_tx,
  3386. .start = iwl3945_mac_start,
  3387. .stop = iwl3945_mac_stop,
  3388. .add_interface = iwl_mac_add_interface,
  3389. .remove_interface = iwl_mac_remove_interface,
  3390. .config = iwl_mac_config,
  3391. .config_interface = iwl_mac_config_interface,
  3392. .configure_filter = iwl_configure_filter,
  3393. .set_key = iwl3945_mac_set_key,
  3394. .get_tx_stats = iwl_mac_get_tx_stats,
  3395. .conf_tx = iwl_mac_conf_tx,
  3396. .reset_tsf = iwl_mac_reset_tsf,
  3397. .bss_info_changed = iwl_bss_info_changed,
  3398. .hw_scan = iwl_mac_hw_scan
  3399. };
  3400. static int iwl3945_init_drv(struct iwl_priv *priv)
  3401. {
  3402. int ret;
  3403. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3404. priv->retry_rate = 1;
  3405. priv->ibss_beacon = NULL;
  3406. spin_lock_init(&priv->lock);
  3407. spin_lock_init(&priv->power_data.lock);
  3408. spin_lock_init(&priv->sta_lock);
  3409. spin_lock_init(&priv->hcmd_lock);
  3410. INIT_LIST_HEAD(&priv->free_frames);
  3411. mutex_init(&priv->mutex);
  3412. /* Clear the driver's (not device's) station table */
  3413. priv->cfg->ops->smgmt->clear_station_table(priv);
  3414. priv->data_retry_limit = -1;
  3415. priv->ieee_channels = NULL;
  3416. priv->ieee_rates = NULL;
  3417. priv->band = IEEE80211_BAND_2GHZ;
  3418. priv->iw_mode = NL80211_IFTYPE_STATION;
  3419. iwl_reset_qos(priv);
  3420. priv->qos_data.qos_active = 0;
  3421. priv->qos_data.qos_cap.val = 0;
  3422. priv->rates_mask = IWL_RATES_MASK;
  3423. /* If power management is turned on, default to CAM mode */
  3424. priv->power_mode = IWL_POWER_MODE_CAM;
  3425. priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
  3426. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  3427. IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
  3428. eeprom->version);
  3429. ret = -EINVAL;
  3430. goto err;
  3431. }
  3432. ret = iwl_init_channel_map(priv);
  3433. if (ret) {
  3434. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  3435. goto err;
  3436. }
  3437. /* Set up txpower settings in driver for all channels */
  3438. if (iwl3945_txpower_set_from_eeprom(priv)) {
  3439. ret = -EIO;
  3440. goto err_free_channel_map;
  3441. }
  3442. ret = iwlcore_init_geos(priv);
  3443. if (ret) {
  3444. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  3445. goto err_free_channel_map;
  3446. }
  3447. iwl3945_init_hw_rates(priv, priv->ieee_rates);
  3448. return 0;
  3449. err_free_channel_map:
  3450. iwl_free_channel_map(priv);
  3451. err:
  3452. return ret;
  3453. }
  3454. static int iwl3945_setup_mac(struct iwl_priv *priv)
  3455. {
  3456. int ret;
  3457. struct ieee80211_hw *hw = priv->hw;
  3458. hw->rate_control_algorithm = "iwl-3945-rs";
  3459. hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
  3460. /* Tell mac80211 our characteristics */
  3461. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  3462. IEEE80211_HW_NOISE_DBM |
  3463. IEEE80211_HW_SPECTRUM_MGMT;
  3464. hw->wiphy->interface_modes =
  3465. BIT(NL80211_IFTYPE_STATION) |
  3466. BIT(NL80211_IFTYPE_ADHOC);
  3467. hw->wiphy->custom_regulatory = true;
  3468. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
  3469. /* we create the 802.11 header and a zero-length SSID element */
  3470. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  3471. /* Default value; 4 EDCA QOS priorities */
  3472. hw->queues = 4;
  3473. hw->conf.beacon_int = 100;
  3474. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  3475. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  3476. &priv->bands[IEEE80211_BAND_2GHZ];
  3477. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  3478. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  3479. &priv->bands[IEEE80211_BAND_5GHZ];
  3480. ret = ieee80211_register_hw(priv->hw);
  3481. if (ret) {
  3482. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  3483. return ret;
  3484. }
  3485. priv->mac80211_registered = 1;
  3486. return 0;
  3487. }
  3488. static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3489. {
  3490. int err = 0;
  3491. struct iwl_priv *priv;
  3492. struct ieee80211_hw *hw;
  3493. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3494. struct iwl3945_eeprom *eeprom;
  3495. unsigned long flags;
  3496. /***********************
  3497. * 1. Allocating HW data
  3498. * ********************/
  3499. /* mac80211 allocates memory for this device instance, including
  3500. * space for this driver's private structure */
  3501. hw = iwl_alloc_all(cfg, &iwl3945_hw_ops);
  3502. if (hw == NULL) {
  3503. printk(KERN_ERR DRV_NAME "Can not allocate network device\n");
  3504. err = -ENOMEM;
  3505. goto out;
  3506. }
  3507. priv = hw->priv;
  3508. SET_IEEE80211_DEV(hw, &pdev->dev);
  3509. if ((iwl3945_mod_params.num_of_queues > IWL39_MAX_NUM_QUEUES) ||
  3510. (iwl3945_mod_params.num_of_queues < IWL_MIN_NUM_QUEUES)) {
  3511. IWL_ERR(priv,
  3512. "invalid queues_num, should be between %d and %d\n",
  3513. IWL_MIN_NUM_QUEUES, IWL39_MAX_NUM_QUEUES);
  3514. err = -EINVAL;
  3515. goto out_ieee80211_free_hw;
  3516. }
  3517. /*
  3518. * Disabling hardware scan means that mac80211 will perform scans
  3519. * "the hard way", rather than using device's scan.
  3520. */
  3521. if (iwl3945_mod_params.disable_hw_scan) {
  3522. IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
  3523. iwl3945_hw_ops.hw_scan = NULL;
  3524. }
  3525. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3526. priv->cfg = cfg;
  3527. priv->pci_dev = pdev;
  3528. #ifdef CONFIG_IWLWIFI_DEBUG
  3529. priv->debug_level = iwl3945_mod_params.debug;
  3530. atomic_set(&priv->restrict_refcnt, 0);
  3531. #endif
  3532. /***************************
  3533. * 2. Initializing PCI bus
  3534. * *************************/
  3535. if (pci_enable_device(pdev)) {
  3536. err = -ENODEV;
  3537. goto out_ieee80211_free_hw;
  3538. }
  3539. pci_set_master(pdev);
  3540. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3541. if (!err)
  3542. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3543. if (err) {
  3544. IWL_WARN(priv, "No suitable DMA available.\n");
  3545. goto out_pci_disable_device;
  3546. }
  3547. pci_set_drvdata(pdev, priv);
  3548. err = pci_request_regions(pdev, DRV_NAME);
  3549. if (err)
  3550. goto out_pci_disable_device;
  3551. /***********************
  3552. * 3. Read REV Register
  3553. * ********************/
  3554. priv->hw_base = pci_iomap(pdev, 0, 0);
  3555. if (!priv->hw_base) {
  3556. err = -ENODEV;
  3557. goto out_pci_release_regions;
  3558. }
  3559. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3560. (unsigned long long) pci_resource_len(pdev, 0));
  3561. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3562. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3563. * PCI Tx retries from interfering with C3 CPU state */
  3564. pci_write_config_byte(pdev, 0x41, 0x00);
  3565. /* amp init */
  3566. err = priv->cfg->ops->lib->apm_ops.init(priv);
  3567. if (err < 0) {
  3568. IWL_DEBUG_INFO(priv, "Failed to init the card\n");
  3569. goto out_iounmap;
  3570. }
  3571. /***********************
  3572. * 4. Read EEPROM
  3573. * ********************/
  3574. /* Read the EEPROM */
  3575. err = iwl_eeprom_init(priv);
  3576. if (err) {
  3577. IWL_ERR(priv, "Unable to init EEPROM\n");
  3578. goto out_iounmap;
  3579. }
  3580. /* MAC Address location in EEPROM same for 3945/4965 */
  3581. eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3582. memcpy(priv->mac_addr, eeprom->mac_address, ETH_ALEN);
  3583. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  3584. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3585. /***********************
  3586. * 5. Setup HW Constants
  3587. * ********************/
  3588. /* Device-specific setup */
  3589. if (iwl3945_hw_set_hw_params(priv)) {
  3590. IWL_ERR(priv, "failed to set hw settings\n");
  3591. goto out_eeprom_free;
  3592. }
  3593. /***********************
  3594. * 6. Setup priv
  3595. * ********************/
  3596. err = iwl3945_init_drv(priv);
  3597. if (err) {
  3598. IWL_ERR(priv, "initializing driver failed\n");
  3599. goto out_unset_hw_params;
  3600. }
  3601. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
  3602. priv->cfg->name);
  3603. /***********************
  3604. * 7. Setup Services
  3605. * ********************/
  3606. spin_lock_irqsave(&priv->lock, flags);
  3607. iwl_disable_interrupts(priv);
  3608. spin_unlock_irqrestore(&priv->lock, flags);
  3609. pci_enable_msi(priv->pci_dev);
  3610. err = request_irq(priv->pci_dev->irq, iwl_isr, IRQF_SHARED,
  3611. DRV_NAME, priv);
  3612. if (err) {
  3613. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3614. goto out_disable_msi;
  3615. }
  3616. err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3617. if (err) {
  3618. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3619. goto out_release_irq;
  3620. }
  3621. iwl_set_rxon_channel(priv,
  3622. &priv->bands[IEEE80211_BAND_2GHZ].channels[5]);
  3623. iwl3945_setup_deferred_work(priv);
  3624. iwl3945_setup_rx_handlers(priv);
  3625. /*********************************
  3626. * 8. Setup and Register mac80211
  3627. * *******************************/
  3628. iwl_enable_interrupts(priv);
  3629. err = iwl3945_setup_mac(priv);
  3630. if (err)
  3631. goto out_remove_sysfs;
  3632. err = iwl_dbgfs_register(priv, DRV_NAME);
  3633. if (err)
  3634. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  3635. err = iwl_rfkill_init(priv);
  3636. if (err)
  3637. IWL_ERR(priv, "Unable to initialize RFKILL system. "
  3638. "Ignoring error: %d\n", err);
  3639. else
  3640. iwl_rfkill_set_hw_state(priv);
  3641. /* Start monitoring the killswitch */
  3642. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  3643. 2 * HZ);
  3644. return 0;
  3645. out_remove_sysfs:
  3646. destroy_workqueue(priv->workqueue);
  3647. priv->workqueue = NULL;
  3648. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3649. out_release_irq:
  3650. free_irq(priv->pci_dev->irq, priv);
  3651. out_disable_msi:
  3652. pci_disable_msi(priv->pci_dev);
  3653. iwlcore_free_geos(priv);
  3654. iwl_free_channel_map(priv);
  3655. out_unset_hw_params:
  3656. iwl3945_unset_hw_params(priv);
  3657. out_eeprom_free:
  3658. iwl_eeprom_free(priv);
  3659. out_iounmap:
  3660. pci_iounmap(pdev, priv->hw_base);
  3661. out_pci_release_regions:
  3662. pci_release_regions(pdev);
  3663. out_pci_disable_device:
  3664. pci_set_drvdata(pdev, NULL);
  3665. pci_disable_device(pdev);
  3666. out_ieee80211_free_hw:
  3667. ieee80211_free_hw(priv->hw);
  3668. out:
  3669. return err;
  3670. }
  3671. static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
  3672. {
  3673. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3674. unsigned long flags;
  3675. if (!priv)
  3676. return;
  3677. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3678. iwl_dbgfs_unregister(priv);
  3679. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3680. if (priv->mac80211_registered) {
  3681. ieee80211_unregister_hw(priv->hw);
  3682. priv->mac80211_registered = 0;
  3683. } else {
  3684. iwl3945_down(priv);
  3685. }
  3686. /* make sure we flush any pending irq or
  3687. * tasklet for the driver
  3688. */
  3689. spin_lock_irqsave(&priv->lock, flags);
  3690. iwl_disable_interrupts(priv);
  3691. spin_unlock_irqrestore(&priv->lock, flags);
  3692. iwl_synchronize_irq(priv);
  3693. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3694. iwl_rfkill_unregister(priv);
  3695. cancel_delayed_work_sync(&priv->rfkill_poll);
  3696. iwl3945_dealloc_ucode_pci(priv);
  3697. if (priv->rxq.bd)
  3698. iwl3945_rx_queue_free(priv, &priv->rxq);
  3699. iwl3945_hw_txq_ctx_free(priv);
  3700. iwl3945_unset_hw_params(priv);
  3701. priv->cfg->ops->smgmt->clear_station_table(priv);
  3702. /*netif_stop_queue(dev); */
  3703. flush_workqueue(priv->workqueue);
  3704. /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
  3705. * priv->workqueue... so we can't take down the workqueue
  3706. * until now... */
  3707. destroy_workqueue(priv->workqueue);
  3708. priv->workqueue = NULL;
  3709. free_irq(pdev->irq, priv);
  3710. pci_disable_msi(pdev);
  3711. pci_iounmap(pdev, priv->hw_base);
  3712. pci_release_regions(pdev);
  3713. pci_disable_device(pdev);
  3714. pci_set_drvdata(pdev, NULL);
  3715. iwl_free_channel_map(priv);
  3716. iwlcore_free_geos(priv);
  3717. kfree(priv->scan);
  3718. if (priv->ibss_beacon)
  3719. dev_kfree_skb(priv->ibss_beacon);
  3720. ieee80211_free_hw(priv->hw);
  3721. }
  3722. /*****************************************************************************
  3723. *
  3724. * driver and module entry point
  3725. *
  3726. *****************************************************************************/
  3727. static struct pci_driver iwl3945_driver = {
  3728. .name = DRV_NAME,
  3729. .id_table = iwl3945_hw_card_ids,
  3730. .probe = iwl3945_pci_probe,
  3731. .remove = __devexit_p(iwl3945_pci_remove),
  3732. #ifdef CONFIG_PM
  3733. .suspend = iwl_pci_suspend,
  3734. .resume = iwl_pci_resume,
  3735. #endif
  3736. };
  3737. static int __init iwl3945_init(void)
  3738. {
  3739. int ret;
  3740. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3741. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3742. ret = iwl3945_rate_control_register();
  3743. if (ret) {
  3744. printk(KERN_ERR DRV_NAME
  3745. "Unable to register rate control algorithm: %d\n", ret);
  3746. return ret;
  3747. }
  3748. ret = pci_register_driver(&iwl3945_driver);
  3749. if (ret) {
  3750. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3751. goto error_register;
  3752. }
  3753. return ret;
  3754. error_register:
  3755. iwl3945_rate_control_unregister();
  3756. return ret;
  3757. }
  3758. static void __exit iwl3945_exit(void)
  3759. {
  3760. pci_unregister_driver(&iwl3945_driver);
  3761. iwl3945_rate_control_unregister();
  3762. }
  3763. MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
  3764. module_param_named(antenna, iwl3945_mod_params.antenna, int, 0444);
  3765. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  3766. module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, 0444);
  3767. MODULE_PARM_DESC(swcrypto,
  3768. "using software crypto (default 1 [software])\n");
  3769. module_param_named(debug, iwl3945_mod_params.debug, uint, 0444);
  3770. MODULE_PARM_DESC(debug, "debug output mask");
  3771. module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan, int, 0444);
  3772. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  3773. module_param_named(queues_num, iwl3945_mod_params.num_of_queues, int, 0444);
  3774. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  3775. module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, 0444);
  3776. MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
  3777. module_exit(iwl3945_exit);
  3778. module_init(iwl3945_init);