iwl-agn.c 113 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/sched.h>
  36. #include <linux/skbuff.h>
  37. #include <linux/netdevice.h>
  38. #include <linux/wireless.h>
  39. #include <linux/firmware.h>
  40. #include <linux/etherdevice.h>
  41. #include <linux/if_arp.h>
  42. #include <net/mac80211.h>
  43. #include <asm/div64.h>
  44. #define DRV_NAME "iwlagn"
  45. #include "iwl-eeprom.h"
  46. #include "iwl-dev.h"
  47. #include "iwl-core.h"
  48. #include "iwl-io.h"
  49. #include "iwl-helpers.h"
  50. #include "iwl-sta.h"
  51. #include "iwl-calib.h"
  52. #include "iwl-agn.h"
  53. /******************************************************************************
  54. *
  55. * module boiler plate
  56. *
  57. ******************************************************************************/
  58. /*
  59. * module name, copyright, version, etc.
  60. */
  61. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  62. #ifdef CONFIG_IWLWIFI_DEBUG
  63. #define VD "d"
  64. #else
  65. #define VD
  66. #endif
  67. #define DRV_VERSION IWLWIFI_VERSION VD
  68. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  69. MODULE_VERSION(DRV_VERSION);
  70. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  71. MODULE_LICENSE("GPL");
  72. MODULE_ALIAS("iwl4965");
  73. /**
  74. * iwl_commit_rxon - commit staging_rxon to hardware
  75. *
  76. * The RXON command in staging_rxon is committed to the hardware and
  77. * the active_rxon structure is updated with the new data. This
  78. * function correctly transitions out of the RXON_ASSOC_MSK state if
  79. * a HW tune is required based on the RXON structure changes.
  80. */
  81. int iwl_commit_rxon(struct iwl_priv *priv)
  82. {
  83. /* cast away the const for active_rxon in this function */
  84. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  85. int ret;
  86. bool new_assoc =
  87. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  88. if (!iwl_is_alive(priv))
  89. return -EBUSY;
  90. /* always get timestamp with Rx frame */
  91. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  92. ret = iwl_check_rxon_cmd(priv);
  93. if (ret) {
  94. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  95. return -EINVAL;
  96. }
  97. /*
  98. * receive commit_rxon request
  99. * abort any previous channel switch if still in process
  100. */
  101. if (priv->switch_rxon.switch_in_progress &&
  102. (priv->switch_rxon.channel != priv->staging_rxon.channel)) {
  103. IWL_DEBUG_11H(priv, "abort channel switch on %d\n",
  104. le16_to_cpu(priv->switch_rxon.channel));
  105. priv->switch_rxon.switch_in_progress = false;
  106. }
  107. /* If we don't need to send a full RXON, we can use
  108. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  109. * and other flags for the current radio configuration. */
  110. if (!iwl_full_rxon_required(priv)) {
  111. ret = iwl_send_rxon_assoc(priv);
  112. if (ret) {
  113. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  114. return ret;
  115. }
  116. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  117. iwl_print_rx_config_cmd(priv);
  118. return 0;
  119. }
  120. /* If we are currently associated and the new config requires
  121. * an RXON_ASSOC and the new config wants the associated mask enabled,
  122. * we must clear the associated from the active configuration
  123. * before we apply the new config */
  124. if (iwl_is_associated(priv) && new_assoc) {
  125. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  126. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  127. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  128. sizeof(struct iwl_rxon_cmd),
  129. &priv->active_rxon);
  130. /* If the mask clearing failed then we set
  131. * active_rxon back to what it was previously */
  132. if (ret) {
  133. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  134. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  135. return ret;
  136. }
  137. iwl_clear_ucode_stations(priv, false);
  138. iwl_restore_stations(priv);
  139. ret = iwl_restore_default_wep_keys(priv);
  140. if (ret) {
  141. IWL_ERR(priv, "Failed to restore WEP keys (%d)\n", ret);
  142. return ret;
  143. }
  144. }
  145. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  146. "* with%s RXON_FILTER_ASSOC_MSK\n"
  147. "* channel = %d\n"
  148. "* bssid = %pM\n",
  149. (new_assoc ? "" : "out"),
  150. le16_to_cpu(priv->staging_rxon.channel),
  151. priv->staging_rxon.bssid_addr);
  152. iwl_set_rxon_hwcrypto(priv, !priv->cfg->mod_params->sw_crypto);
  153. /* Apply the new configuration
  154. * RXON unassoc clears the station table in uCode so restoration of
  155. * stations is needed after it (the RXON command) completes
  156. */
  157. if (!new_assoc) {
  158. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  159. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  160. if (ret) {
  161. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  162. return ret;
  163. }
  164. IWL_DEBUG_INFO(priv, "Return from !new_assoc RXON.\n");
  165. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  166. iwl_clear_ucode_stations(priv, false);
  167. iwl_restore_stations(priv);
  168. ret = iwl_restore_default_wep_keys(priv);
  169. if (ret) {
  170. IWL_ERR(priv, "Failed to restore WEP keys (%d)\n", ret);
  171. return ret;
  172. }
  173. }
  174. priv->start_calib = 0;
  175. if (new_assoc) {
  176. /*
  177. * allow CTS-to-self if possible for new association.
  178. * this is relevant only for 5000 series and up,
  179. * but will not damage 4965
  180. */
  181. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  182. /* Apply the new configuration
  183. * RXON assoc doesn't clear the station table in uCode,
  184. */
  185. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  186. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  187. if (ret) {
  188. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  189. return ret;
  190. }
  191. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  192. }
  193. iwl_print_rx_config_cmd(priv);
  194. iwl_init_sensitivity(priv);
  195. /* If we issue a new RXON command which required a tune then we must
  196. * send a new TXPOWER command or we won't be able to Tx any frames */
  197. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  198. if (ret) {
  199. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  200. return ret;
  201. }
  202. return 0;
  203. }
  204. void iwl_update_chain_flags(struct iwl_priv *priv)
  205. {
  206. if (priv->cfg->ops->hcmd->set_rxon_chain)
  207. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  208. iwlcore_commit_rxon(priv);
  209. }
  210. static void iwl_clear_free_frames(struct iwl_priv *priv)
  211. {
  212. struct list_head *element;
  213. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  214. priv->frames_count);
  215. while (!list_empty(&priv->free_frames)) {
  216. element = priv->free_frames.next;
  217. list_del(element);
  218. kfree(list_entry(element, struct iwl_frame, list));
  219. priv->frames_count--;
  220. }
  221. if (priv->frames_count) {
  222. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  223. priv->frames_count);
  224. priv->frames_count = 0;
  225. }
  226. }
  227. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  228. {
  229. struct iwl_frame *frame;
  230. struct list_head *element;
  231. if (list_empty(&priv->free_frames)) {
  232. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  233. if (!frame) {
  234. IWL_ERR(priv, "Could not allocate frame!\n");
  235. return NULL;
  236. }
  237. priv->frames_count++;
  238. return frame;
  239. }
  240. element = priv->free_frames.next;
  241. list_del(element);
  242. return list_entry(element, struct iwl_frame, list);
  243. }
  244. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  245. {
  246. memset(frame, 0, sizeof(*frame));
  247. list_add(&frame->list, &priv->free_frames);
  248. }
  249. static u32 iwl_fill_beacon_frame(struct iwl_priv *priv,
  250. struct ieee80211_hdr *hdr,
  251. int left)
  252. {
  253. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  254. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  255. (priv->iw_mode != NL80211_IFTYPE_AP)))
  256. return 0;
  257. if (priv->ibss_beacon->len > left)
  258. return 0;
  259. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  260. return priv->ibss_beacon->len;
  261. }
  262. /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */
  263. static void iwl_set_beacon_tim(struct iwl_priv *priv,
  264. struct iwl_tx_beacon_cmd *tx_beacon_cmd,
  265. u8 *beacon, u32 frame_size)
  266. {
  267. u16 tim_idx;
  268. struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon;
  269. /*
  270. * The index is relative to frame start but we start looking at the
  271. * variable-length part of the beacon.
  272. */
  273. tim_idx = mgmt->u.beacon.variable - beacon;
  274. /* Parse variable-length elements of beacon to find WLAN_EID_TIM */
  275. while ((tim_idx < (frame_size - 2)) &&
  276. (beacon[tim_idx] != WLAN_EID_TIM))
  277. tim_idx += beacon[tim_idx+1] + 2;
  278. /* If TIM field was found, set variables */
  279. if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) {
  280. tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx);
  281. tx_beacon_cmd->tim_size = beacon[tim_idx+1];
  282. } else
  283. IWL_WARN(priv, "Unable to find TIM Element in beacon\n");
  284. }
  285. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  286. struct iwl_frame *frame)
  287. {
  288. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  289. u32 frame_size;
  290. u32 rate_flags;
  291. u32 rate;
  292. /*
  293. * We have to set up the TX command, the TX Beacon command, and the
  294. * beacon contents.
  295. */
  296. /* Initialize memory */
  297. tx_beacon_cmd = &frame->u.beacon;
  298. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  299. /* Set up TX beacon contents */
  300. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  301. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  302. if (WARN_ON_ONCE(frame_size > MAX_MPDU_SIZE))
  303. return 0;
  304. /* Set up TX command fields */
  305. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  306. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  307. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  308. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  309. TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK;
  310. /* Set up TX beacon command fields */
  311. iwl_set_beacon_tim(priv, tx_beacon_cmd, (u8 *)tx_beacon_cmd->frame,
  312. frame_size);
  313. /* Set up packet rate and flags */
  314. rate = iwl_rate_get_lowest_plcp(priv);
  315. priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant);
  316. rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant);
  317. if ((rate >= IWL_FIRST_CCK_RATE) && (rate <= IWL_LAST_CCK_RATE))
  318. rate_flags |= RATE_MCS_CCK_MSK;
  319. tx_beacon_cmd->tx.rate_n_flags = iwl_hw_set_rate_n_flags(rate,
  320. rate_flags);
  321. return sizeof(*tx_beacon_cmd) + frame_size;
  322. }
  323. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  324. {
  325. struct iwl_frame *frame;
  326. unsigned int frame_size;
  327. int rc;
  328. frame = iwl_get_free_frame(priv);
  329. if (!frame) {
  330. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  331. "command.\n");
  332. return -ENOMEM;
  333. }
  334. frame_size = iwl_hw_get_beacon_cmd(priv, frame);
  335. if (!frame_size) {
  336. IWL_ERR(priv, "Error configuring the beacon command\n");
  337. iwl_free_frame(priv, frame);
  338. return -EINVAL;
  339. }
  340. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  341. &frame->u.cmd[0]);
  342. iwl_free_frame(priv, frame);
  343. return rc;
  344. }
  345. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  346. {
  347. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  348. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  349. if (sizeof(dma_addr_t) > sizeof(u32))
  350. addr |=
  351. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  352. return addr;
  353. }
  354. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  355. {
  356. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  357. return le16_to_cpu(tb->hi_n_len) >> 4;
  358. }
  359. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  360. dma_addr_t addr, u16 len)
  361. {
  362. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  363. u16 hi_n_len = len << 4;
  364. put_unaligned_le32(addr, &tb->lo);
  365. if (sizeof(dma_addr_t) > sizeof(u32))
  366. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  367. tb->hi_n_len = cpu_to_le16(hi_n_len);
  368. tfd->num_tbs = idx + 1;
  369. }
  370. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  371. {
  372. return tfd->num_tbs & 0x1f;
  373. }
  374. /**
  375. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  376. * @priv - driver private data
  377. * @txq - tx queue
  378. *
  379. * Does NOT advance any TFD circular buffer read/write indexes
  380. * Does NOT free the TFD itself (which is within circular buffer)
  381. */
  382. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  383. {
  384. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  385. struct iwl_tfd *tfd;
  386. struct pci_dev *dev = priv->pci_dev;
  387. int index = txq->q.read_ptr;
  388. int i;
  389. int num_tbs;
  390. tfd = &tfd_tmp[index];
  391. /* Sanity check on number of chunks */
  392. num_tbs = iwl_tfd_get_num_tbs(tfd);
  393. if (num_tbs >= IWL_NUM_OF_TBS) {
  394. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  395. /* @todo issue fatal error, it is quite serious situation */
  396. return;
  397. }
  398. /* Unmap tx_cmd */
  399. if (num_tbs)
  400. pci_unmap_single(dev,
  401. pci_unmap_addr(&txq->meta[index], mapping),
  402. pci_unmap_len(&txq->meta[index], len),
  403. PCI_DMA_BIDIRECTIONAL);
  404. /* Unmap chunks, if any. */
  405. for (i = 1; i < num_tbs; i++) {
  406. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  407. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  408. if (txq->txb) {
  409. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  410. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  411. }
  412. }
  413. }
  414. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  415. struct iwl_tx_queue *txq,
  416. dma_addr_t addr, u16 len,
  417. u8 reset, u8 pad)
  418. {
  419. struct iwl_queue *q;
  420. struct iwl_tfd *tfd, *tfd_tmp;
  421. u32 num_tbs;
  422. q = &txq->q;
  423. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  424. tfd = &tfd_tmp[q->write_ptr];
  425. if (reset)
  426. memset(tfd, 0, sizeof(*tfd));
  427. num_tbs = iwl_tfd_get_num_tbs(tfd);
  428. /* Each TFD can point to a maximum 20 Tx buffers */
  429. if (num_tbs >= IWL_NUM_OF_TBS) {
  430. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  431. IWL_NUM_OF_TBS);
  432. return -EINVAL;
  433. }
  434. BUG_ON(addr & ~DMA_BIT_MASK(36));
  435. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  436. IWL_ERR(priv, "Unaligned address = %llx\n",
  437. (unsigned long long)addr);
  438. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  439. return 0;
  440. }
  441. /*
  442. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  443. * given Tx queue, and enable the DMA channel used for that queue.
  444. *
  445. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  446. * channels supported in hardware.
  447. */
  448. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  449. struct iwl_tx_queue *txq)
  450. {
  451. int txq_id = txq->q.id;
  452. /* Circular buffer (TFD queue in DRAM) physical base address */
  453. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  454. txq->q.dma_addr >> 8);
  455. return 0;
  456. }
  457. /******************************************************************************
  458. *
  459. * Generic RX handler implementations
  460. *
  461. ******************************************************************************/
  462. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  463. struct iwl_rx_mem_buffer *rxb)
  464. {
  465. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  466. struct iwl_alive_resp *palive;
  467. struct delayed_work *pwork;
  468. palive = &pkt->u.alive_frame;
  469. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  470. "0x%01X 0x%01X\n",
  471. palive->is_valid, palive->ver_type,
  472. palive->ver_subtype);
  473. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  474. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  475. memcpy(&priv->card_alive_init,
  476. &pkt->u.alive_frame,
  477. sizeof(struct iwl_init_alive_resp));
  478. pwork = &priv->init_alive_start;
  479. } else {
  480. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  481. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  482. sizeof(struct iwl_alive_resp));
  483. pwork = &priv->alive_start;
  484. }
  485. /* We delay the ALIVE response by 5ms to
  486. * give the HW RF Kill time to activate... */
  487. if (palive->is_valid == UCODE_VALID_OK)
  488. queue_delayed_work(priv->workqueue, pwork,
  489. msecs_to_jiffies(5));
  490. else
  491. IWL_WARN(priv, "uCode did not respond OK.\n");
  492. }
  493. static void iwl_bg_beacon_update(struct work_struct *work)
  494. {
  495. struct iwl_priv *priv =
  496. container_of(work, struct iwl_priv, beacon_update);
  497. struct sk_buff *beacon;
  498. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  499. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  500. if (!beacon) {
  501. IWL_ERR(priv, "update beacon failed\n");
  502. return;
  503. }
  504. mutex_lock(&priv->mutex);
  505. /* new beacon skb is allocated every time; dispose previous.*/
  506. if (priv->ibss_beacon)
  507. dev_kfree_skb(priv->ibss_beacon);
  508. priv->ibss_beacon = beacon;
  509. mutex_unlock(&priv->mutex);
  510. iwl_send_beacon_cmd(priv);
  511. }
  512. /**
  513. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  514. *
  515. * This callback is provided in order to send a statistics request.
  516. *
  517. * This timer function is continually reset to execute within
  518. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  519. * was received. We need to ensure we receive the statistics in order
  520. * to update the temperature used for calibrating the TXPOWER.
  521. */
  522. static void iwl_bg_statistics_periodic(unsigned long data)
  523. {
  524. struct iwl_priv *priv = (struct iwl_priv *)data;
  525. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  526. return;
  527. /* dont send host command if rf-kill is on */
  528. if (!iwl_is_ready_rf(priv))
  529. return;
  530. iwl_send_statistics_request(priv, CMD_ASYNC, false);
  531. }
  532. static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base,
  533. u32 start_idx, u32 num_events,
  534. u32 mode)
  535. {
  536. u32 i;
  537. u32 ptr; /* SRAM byte address of log data */
  538. u32 ev, time, data; /* event log data */
  539. unsigned long reg_flags;
  540. if (mode == 0)
  541. ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32));
  542. else
  543. ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32));
  544. /* Make sure device is powered up for SRAM reads */
  545. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  546. if (iwl_grab_nic_access(priv)) {
  547. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  548. return;
  549. }
  550. /* Set starting address; reads will auto-increment */
  551. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  552. rmb();
  553. /*
  554. * "time" is actually "data" for mode 0 (no timestamp).
  555. * place event id # at far right for easier visual parsing.
  556. */
  557. for (i = 0; i < num_events; i++) {
  558. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  559. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  560. if (mode == 0) {
  561. trace_iwlwifi_dev_ucode_cont_event(priv,
  562. 0, time, ev);
  563. } else {
  564. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  565. trace_iwlwifi_dev_ucode_cont_event(priv,
  566. time, data, ev);
  567. }
  568. }
  569. /* Allow device to power down */
  570. iwl_release_nic_access(priv);
  571. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  572. }
  573. static void iwl_continuous_event_trace(struct iwl_priv *priv)
  574. {
  575. u32 capacity; /* event log capacity in # entries */
  576. u32 base; /* SRAM byte address of event log header */
  577. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  578. u32 num_wraps; /* # times uCode wrapped to top of log */
  579. u32 next_entry; /* index of next entry to be written by uCode */
  580. if (priv->ucode_type == UCODE_INIT)
  581. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  582. else
  583. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  584. if (priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  585. capacity = iwl_read_targ_mem(priv, base);
  586. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  587. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  588. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  589. } else
  590. return;
  591. if (num_wraps == priv->event_log.num_wraps) {
  592. iwl_print_cont_event_trace(priv,
  593. base, priv->event_log.next_entry,
  594. next_entry - priv->event_log.next_entry,
  595. mode);
  596. priv->event_log.non_wraps_count++;
  597. } else {
  598. if ((num_wraps - priv->event_log.num_wraps) > 1)
  599. priv->event_log.wraps_more_count++;
  600. else
  601. priv->event_log.wraps_once_count++;
  602. trace_iwlwifi_dev_ucode_wrap_event(priv,
  603. num_wraps - priv->event_log.num_wraps,
  604. next_entry, priv->event_log.next_entry);
  605. if (next_entry < priv->event_log.next_entry) {
  606. iwl_print_cont_event_trace(priv, base,
  607. priv->event_log.next_entry,
  608. capacity - priv->event_log.next_entry,
  609. mode);
  610. iwl_print_cont_event_trace(priv, base, 0,
  611. next_entry, mode);
  612. } else {
  613. iwl_print_cont_event_trace(priv, base,
  614. next_entry, capacity - next_entry,
  615. mode);
  616. iwl_print_cont_event_trace(priv, base, 0,
  617. next_entry, mode);
  618. }
  619. }
  620. priv->event_log.num_wraps = num_wraps;
  621. priv->event_log.next_entry = next_entry;
  622. }
  623. /**
  624. * iwl_bg_ucode_trace - Timer callback to log ucode event
  625. *
  626. * The timer is continually set to execute every
  627. * UCODE_TRACE_PERIOD milliseconds after the last timer expired
  628. * this function is to perform continuous uCode event logging operation
  629. * if enabled
  630. */
  631. static void iwl_bg_ucode_trace(unsigned long data)
  632. {
  633. struct iwl_priv *priv = (struct iwl_priv *)data;
  634. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  635. return;
  636. if (priv->event_log.ucode_trace) {
  637. iwl_continuous_event_trace(priv);
  638. /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */
  639. mod_timer(&priv->ucode_trace,
  640. jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD));
  641. }
  642. }
  643. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  644. struct iwl_rx_mem_buffer *rxb)
  645. {
  646. #ifdef CONFIG_IWLWIFI_DEBUG
  647. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  648. struct iwl4965_beacon_notif *beacon =
  649. (struct iwl4965_beacon_notif *)pkt->u.raw;
  650. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  651. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  652. "tsf %d %d rate %d\n",
  653. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  654. beacon->beacon_notify_hdr.failure_frame,
  655. le32_to_cpu(beacon->ibss_mgr_status),
  656. le32_to_cpu(beacon->high_tsf),
  657. le32_to_cpu(beacon->low_tsf), rate);
  658. #endif
  659. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  660. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  661. queue_work(priv->workqueue, &priv->beacon_update);
  662. }
  663. /* Handle notification from uCode that card's power state is changing
  664. * due to software, hardware, or critical temperature RFKILL */
  665. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  666. struct iwl_rx_mem_buffer *rxb)
  667. {
  668. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  669. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  670. unsigned long status = priv->status;
  671. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s CT:%s\n",
  672. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  673. (flags & SW_CARD_DISABLED) ? "Kill" : "On",
  674. (flags & CT_CARD_DISABLED) ?
  675. "Reached" : "Not reached");
  676. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  677. CT_CARD_DISABLED)) {
  678. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  679. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  680. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  681. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  682. if (!(flags & RXON_CARD_DISABLED)) {
  683. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  684. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  685. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  686. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  687. }
  688. if (flags & CT_CARD_DISABLED)
  689. iwl_tt_enter_ct_kill(priv);
  690. }
  691. if (!(flags & CT_CARD_DISABLED))
  692. iwl_tt_exit_ct_kill(priv);
  693. if (flags & HW_CARD_DISABLED)
  694. set_bit(STATUS_RF_KILL_HW, &priv->status);
  695. else
  696. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  697. if (!(flags & RXON_CARD_DISABLED))
  698. iwl_scan_cancel(priv);
  699. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  700. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  701. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  702. test_bit(STATUS_RF_KILL_HW, &priv->status));
  703. else
  704. wake_up_interruptible(&priv->wait_command_queue);
  705. }
  706. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  707. {
  708. if (src == IWL_PWR_SRC_VAUX) {
  709. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  710. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  711. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  712. ~APMG_PS_CTRL_MSK_PWR_SRC);
  713. } else {
  714. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  715. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  716. ~APMG_PS_CTRL_MSK_PWR_SRC);
  717. }
  718. return 0;
  719. }
  720. /**
  721. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  722. *
  723. * Setup the RX handlers for each of the reply types sent from the uCode
  724. * to the host.
  725. *
  726. * This function chains into the hardware specific files for them to setup
  727. * any hardware specific handlers as well.
  728. */
  729. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  730. {
  731. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  732. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  733. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  734. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  735. iwl_rx_spectrum_measure_notif;
  736. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  737. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  738. iwl_rx_pm_debug_statistics_notif;
  739. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  740. /*
  741. * The same handler is used for both the REPLY to a discrete
  742. * statistics request from the host as well as for the periodic
  743. * statistics notifications (after received beacons) from the uCode.
  744. */
  745. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_reply_statistics;
  746. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  747. iwl_setup_rx_scan_handlers(priv);
  748. /* status change handler */
  749. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  750. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  751. iwl_rx_missed_beacon_notif;
  752. /* Rx handlers */
  753. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwlagn_rx_reply_rx_phy;
  754. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwlagn_rx_reply_rx;
  755. /* block ack */
  756. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwlagn_rx_reply_compressed_ba;
  757. /* Set up hardware specific Rx handlers */
  758. priv->cfg->ops->lib->rx_handler_setup(priv);
  759. }
  760. /**
  761. * iwl_rx_handle - Main entry function for receiving responses from uCode
  762. *
  763. * Uses the priv->rx_handlers callback function array to invoke
  764. * the appropriate handlers, including command responses,
  765. * frame-received notifications, and other notifications.
  766. */
  767. void iwl_rx_handle(struct iwl_priv *priv)
  768. {
  769. struct iwl_rx_mem_buffer *rxb;
  770. struct iwl_rx_packet *pkt;
  771. struct iwl_rx_queue *rxq = &priv->rxq;
  772. u32 r, i;
  773. int reclaim;
  774. unsigned long flags;
  775. u8 fill_rx = 0;
  776. u32 count = 8;
  777. int total_empty;
  778. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  779. * buffer that the driver may process (last buffer filled by ucode). */
  780. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  781. i = rxq->read;
  782. /* Rx interrupt, but nothing sent from uCode */
  783. if (i == r)
  784. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  785. /* calculate total frames need to be restock after handling RX */
  786. total_empty = r - rxq->write_actual;
  787. if (total_empty < 0)
  788. total_empty += RX_QUEUE_SIZE;
  789. if (total_empty > (RX_QUEUE_SIZE / 2))
  790. fill_rx = 1;
  791. while (i != r) {
  792. rxb = rxq->queue[i];
  793. /* If an RXB doesn't have a Rx queue slot associated with it,
  794. * then a bug has been introduced in the queue refilling
  795. * routines -- catch it here */
  796. BUG_ON(rxb == NULL);
  797. rxq->queue[i] = NULL;
  798. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  799. PAGE_SIZE << priv->hw_params.rx_page_order,
  800. PCI_DMA_FROMDEVICE);
  801. pkt = rxb_addr(rxb);
  802. trace_iwlwifi_dev_rx(priv, pkt,
  803. le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
  804. /* Reclaim a command buffer only if this packet is a response
  805. * to a (driver-originated) command.
  806. * If the packet (e.g. Rx frame) originated from uCode,
  807. * there is no command buffer to reclaim.
  808. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  809. * but apparently a few don't get set; catch them here. */
  810. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  811. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  812. (pkt->hdr.cmd != REPLY_RX) &&
  813. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  814. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  815. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  816. (pkt->hdr.cmd != REPLY_TX);
  817. /* Based on type of command response or notification,
  818. * handle those that need handling via function in
  819. * rx_handlers table. See iwl_setup_rx_handlers() */
  820. if (priv->rx_handlers[pkt->hdr.cmd]) {
  821. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  822. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  823. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  824. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  825. } else {
  826. /* No handling needed */
  827. IWL_DEBUG_RX(priv,
  828. "r %d i %d No handler needed for %s, 0x%02x\n",
  829. r, i, get_cmd_string(pkt->hdr.cmd),
  830. pkt->hdr.cmd);
  831. }
  832. /*
  833. * XXX: After here, we should always check rxb->page
  834. * against NULL before touching it or its virtual
  835. * memory (pkt). Because some rx_handler might have
  836. * already taken or freed the pages.
  837. */
  838. if (reclaim) {
  839. /* Invoke any callbacks, transfer the buffer to caller,
  840. * and fire off the (possibly) blocking iwl_send_cmd()
  841. * as we reclaim the driver command queue */
  842. if (rxb->page)
  843. iwl_tx_cmd_complete(priv, rxb);
  844. else
  845. IWL_WARN(priv, "Claim null rxb?\n");
  846. }
  847. /* Reuse the page if possible. For notification packets and
  848. * SKBs that fail to Rx correctly, add them back into the
  849. * rx_free list for reuse later. */
  850. spin_lock_irqsave(&rxq->lock, flags);
  851. if (rxb->page != NULL) {
  852. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  853. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  854. PCI_DMA_FROMDEVICE);
  855. list_add_tail(&rxb->list, &rxq->rx_free);
  856. rxq->free_count++;
  857. } else
  858. list_add_tail(&rxb->list, &rxq->rx_used);
  859. spin_unlock_irqrestore(&rxq->lock, flags);
  860. i = (i + 1) & RX_QUEUE_MASK;
  861. /* If there are a lot of unused frames,
  862. * restock the Rx queue so ucode wont assert. */
  863. if (fill_rx) {
  864. count++;
  865. if (count >= 8) {
  866. rxq->read = i;
  867. iwlagn_rx_replenish_now(priv);
  868. count = 0;
  869. }
  870. }
  871. }
  872. /* Backtrack one entry */
  873. rxq->read = i;
  874. if (fill_rx)
  875. iwlagn_rx_replenish_now(priv);
  876. else
  877. iwlagn_rx_queue_restock(priv);
  878. }
  879. /* call this function to flush any scheduled tasklet */
  880. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  881. {
  882. /* wait to make sure we flush pending tasklet*/
  883. synchronize_irq(priv->pci_dev->irq);
  884. tasklet_kill(&priv->irq_tasklet);
  885. }
  886. static void iwl_irq_tasklet_legacy(struct iwl_priv *priv)
  887. {
  888. u32 inta, handled = 0;
  889. u32 inta_fh;
  890. unsigned long flags;
  891. u32 i;
  892. #ifdef CONFIG_IWLWIFI_DEBUG
  893. u32 inta_mask;
  894. #endif
  895. spin_lock_irqsave(&priv->lock, flags);
  896. /* Ack/clear/reset pending uCode interrupts.
  897. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  898. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  899. inta = iwl_read32(priv, CSR_INT);
  900. iwl_write32(priv, CSR_INT, inta);
  901. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  902. * Any new interrupts that happen after this, either while we're
  903. * in this tasklet, or later, will show up in next ISR/tasklet. */
  904. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  905. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  906. #ifdef CONFIG_IWLWIFI_DEBUG
  907. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  908. /* just for debug */
  909. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  910. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  911. inta, inta_mask, inta_fh);
  912. }
  913. #endif
  914. spin_unlock_irqrestore(&priv->lock, flags);
  915. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  916. * atomic, make sure that inta covers all the interrupts that
  917. * we've discovered, even if FH interrupt came in just after
  918. * reading CSR_INT. */
  919. if (inta_fh & CSR49_FH_INT_RX_MASK)
  920. inta |= CSR_INT_BIT_FH_RX;
  921. if (inta_fh & CSR49_FH_INT_TX_MASK)
  922. inta |= CSR_INT_BIT_FH_TX;
  923. /* Now service all interrupt bits discovered above. */
  924. if (inta & CSR_INT_BIT_HW_ERR) {
  925. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  926. /* Tell the device to stop sending interrupts */
  927. iwl_disable_interrupts(priv);
  928. priv->isr_stats.hw++;
  929. iwl_irq_handle_error(priv);
  930. handled |= CSR_INT_BIT_HW_ERR;
  931. return;
  932. }
  933. #ifdef CONFIG_IWLWIFI_DEBUG
  934. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  935. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  936. if (inta & CSR_INT_BIT_SCD) {
  937. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  938. "the frame/frames.\n");
  939. priv->isr_stats.sch++;
  940. }
  941. /* Alive notification via Rx interrupt will do the real work */
  942. if (inta & CSR_INT_BIT_ALIVE) {
  943. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  944. priv->isr_stats.alive++;
  945. }
  946. }
  947. #endif
  948. /* Safely ignore these bits for debug checks below */
  949. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  950. /* HW RF KILL switch toggled */
  951. if (inta & CSR_INT_BIT_RF_KILL) {
  952. int hw_rf_kill = 0;
  953. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  954. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  955. hw_rf_kill = 1;
  956. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  957. hw_rf_kill ? "disable radio" : "enable radio");
  958. priv->isr_stats.rfkill++;
  959. /* driver only loads ucode once setting the interface up.
  960. * the driver allows loading the ucode even if the radio
  961. * is killed. Hence update the killswitch state here. The
  962. * rfkill handler will care about restarting if needed.
  963. */
  964. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  965. if (hw_rf_kill)
  966. set_bit(STATUS_RF_KILL_HW, &priv->status);
  967. else
  968. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  969. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  970. }
  971. handled |= CSR_INT_BIT_RF_KILL;
  972. }
  973. /* Chip got too hot and stopped itself */
  974. if (inta & CSR_INT_BIT_CT_KILL) {
  975. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  976. priv->isr_stats.ctkill++;
  977. handled |= CSR_INT_BIT_CT_KILL;
  978. }
  979. /* Error detected by uCode */
  980. if (inta & CSR_INT_BIT_SW_ERR) {
  981. IWL_ERR(priv, "Microcode SW error detected. "
  982. " Restarting 0x%X.\n", inta);
  983. priv->isr_stats.sw++;
  984. priv->isr_stats.sw_err = inta;
  985. iwl_irq_handle_error(priv);
  986. handled |= CSR_INT_BIT_SW_ERR;
  987. }
  988. /*
  989. * uCode wakes up after power-down sleep.
  990. * Tell device about any new tx or host commands enqueued,
  991. * and about any Rx buffers made available while asleep.
  992. */
  993. if (inta & CSR_INT_BIT_WAKEUP) {
  994. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  995. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  996. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  997. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  998. priv->isr_stats.wakeup++;
  999. handled |= CSR_INT_BIT_WAKEUP;
  1000. }
  1001. /* All uCode command responses, including Tx command responses,
  1002. * Rx "responses" (frame-received notification), and other
  1003. * notifications from uCode come through here*/
  1004. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1005. iwl_rx_handle(priv);
  1006. priv->isr_stats.rx++;
  1007. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1008. }
  1009. /* This "Tx" DMA channel is used only for loading uCode */
  1010. if (inta & CSR_INT_BIT_FH_TX) {
  1011. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1012. priv->isr_stats.tx++;
  1013. handled |= CSR_INT_BIT_FH_TX;
  1014. /* Wake up uCode load routine, now that load is complete */
  1015. priv->ucode_write_complete = 1;
  1016. wake_up_interruptible(&priv->wait_command_queue);
  1017. }
  1018. if (inta & ~handled) {
  1019. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1020. priv->isr_stats.unhandled++;
  1021. }
  1022. if (inta & ~(priv->inta_mask)) {
  1023. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1024. inta & ~priv->inta_mask);
  1025. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1026. }
  1027. /* Re-enable all interrupts */
  1028. /* only Re-enable if diabled by irq */
  1029. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1030. iwl_enable_interrupts(priv);
  1031. #ifdef CONFIG_IWLWIFI_DEBUG
  1032. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1033. inta = iwl_read32(priv, CSR_INT);
  1034. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1035. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1036. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1037. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1038. }
  1039. #endif
  1040. }
  1041. /* tasklet for iwlagn interrupt */
  1042. static void iwl_irq_tasklet(struct iwl_priv *priv)
  1043. {
  1044. u32 inta = 0;
  1045. u32 handled = 0;
  1046. unsigned long flags;
  1047. u32 i;
  1048. #ifdef CONFIG_IWLWIFI_DEBUG
  1049. u32 inta_mask;
  1050. #endif
  1051. spin_lock_irqsave(&priv->lock, flags);
  1052. /* Ack/clear/reset pending uCode interrupts.
  1053. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1054. */
  1055. /* There is a hardware bug in the interrupt mask function that some
  1056. * interrupts (i.e. CSR_INT_BIT_SCD) can still be generated even if
  1057. * they are disabled in the CSR_INT_MASK register. Furthermore the
  1058. * ICT interrupt handling mechanism has another bug that might cause
  1059. * these unmasked interrupts fail to be detected. We workaround the
  1060. * hardware bugs here by ACKing all the possible interrupts so that
  1061. * interrupt coalescing can still be achieved.
  1062. */
  1063. iwl_write32(priv, CSR_INT, priv->_agn.inta | ~priv->inta_mask);
  1064. inta = priv->_agn.inta;
  1065. #ifdef CONFIG_IWLWIFI_DEBUG
  1066. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1067. /* just for debug */
  1068. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1069. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x\n ",
  1070. inta, inta_mask);
  1071. }
  1072. #endif
  1073. spin_unlock_irqrestore(&priv->lock, flags);
  1074. /* saved interrupt in inta variable now we can reset priv->_agn.inta */
  1075. priv->_agn.inta = 0;
  1076. /* Now service all interrupt bits discovered above. */
  1077. if (inta & CSR_INT_BIT_HW_ERR) {
  1078. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1079. /* Tell the device to stop sending interrupts */
  1080. iwl_disable_interrupts(priv);
  1081. priv->isr_stats.hw++;
  1082. iwl_irq_handle_error(priv);
  1083. handled |= CSR_INT_BIT_HW_ERR;
  1084. return;
  1085. }
  1086. #ifdef CONFIG_IWLWIFI_DEBUG
  1087. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1088. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1089. if (inta & CSR_INT_BIT_SCD) {
  1090. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1091. "the frame/frames.\n");
  1092. priv->isr_stats.sch++;
  1093. }
  1094. /* Alive notification via Rx interrupt will do the real work */
  1095. if (inta & CSR_INT_BIT_ALIVE) {
  1096. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1097. priv->isr_stats.alive++;
  1098. }
  1099. }
  1100. #endif
  1101. /* Safely ignore these bits for debug checks below */
  1102. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1103. /* HW RF KILL switch toggled */
  1104. if (inta & CSR_INT_BIT_RF_KILL) {
  1105. int hw_rf_kill = 0;
  1106. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  1107. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  1108. hw_rf_kill = 1;
  1109. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  1110. hw_rf_kill ? "disable radio" : "enable radio");
  1111. priv->isr_stats.rfkill++;
  1112. /* driver only loads ucode once setting the interface up.
  1113. * the driver allows loading the ucode even if the radio
  1114. * is killed. Hence update the killswitch state here. The
  1115. * rfkill handler will care about restarting if needed.
  1116. */
  1117. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  1118. if (hw_rf_kill)
  1119. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1120. else
  1121. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1122. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  1123. }
  1124. handled |= CSR_INT_BIT_RF_KILL;
  1125. }
  1126. /* Chip got too hot and stopped itself */
  1127. if (inta & CSR_INT_BIT_CT_KILL) {
  1128. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  1129. priv->isr_stats.ctkill++;
  1130. handled |= CSR_INT_BIT_CT_KILL;
  1131. }
  1132. /* Error detected by uCode */
  1133. if (inta & CSR_INT_BIT_SW_ERR) {
  1134. IWL_ERR(priv, "Microcode SW error detected. "
  1135. " Restarting 0x%X.\n", inta);
  1136. priv->isr_stats.sw++;
  1137. priv->isr_stats.sw_err = inta;
  1138. iwl_irq_handle_error(priv);
  1139. handled |= CSR_INT_BIT_SW_ERR;
  1140. }
  1141. /* uCode wakes up after power-down sleep */
  1142. if (inta & CSR_INT_BIT_WAKEUP) {
  1143. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1144. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1145. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  1146. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  1147. priv->isr_stats.wakeup++;
  1148. handled |= CSR_INT_BIT_WAKEUP;
  1149. }
  1150. /* All uCode command responses, including Tx command responses,
  1151. * Rx "responses" (frame-received notification), and other
  1152. * notifications from uCode come through here*/
  1153. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX |
  1154. CSR_INT_BIT_RX_PERIODIC)) {
  1155. IWL_DEBUG_ISR(priv, "Rx interrupt\n");
  1156. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1157. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1158. iwl_write32(priv, CSR_FH_INT_STATUS,
  1159. CSR49_FH_INT_RX_MASK);
  1160. }
  1161. if (inta & CSR_INT_BIT_RX_PERIODIC) {
  1162. handled |= CSR_INT_BIT_RX_PERIODIC;
  1163. iwl_write32(priv, CSR_INT, CSR_INT_BIT_RX_PERIODIC);
  1164. }
  1165. /* Sending RX interrupt require many steps to be done in the
  1166. * the device:
  1167. * 1- write interrupt to current index in ICT table.
  1168. * 2- dma RX frame.
  1169. * 3- update RX shared data to indicate last write index.
  1170. * 4- send interrupt.
  1171. * This could lead to RX race, driver could receive RX interrupt
  1172. * but the shared data changes does not reflect this;
  1173. * periodic interrupt will detect any dangling Rx activity.
  1174. */
  1175. /* Disable periodic interrupt; we use it as just a one-shot. */
  1176. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1177. CSR_INT_PERIODIC_DIS);
  1178. iwl_rx_handle(priv);
  1179. /*
  1180. * Enable periodic interrupt in 8 msec only if we received
  1181. * real RX interrupt (instead of just periodic int), to catch
  1182. * any dangling Rx interrupt. If it was just the periodic
  1183. * interrupt, there was no dangling Rx activity, and no need
  1184. * to extend the periodic interrupt; one-shot is enough.
  1185. */
  1186. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX))
  1187. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1188. CSR_INT_PERIODIC_ENA);
  1189. priv->isr_stats.rx++;
  1190. }
  1191. /* This "Tx" DMA channel is used only for loading uCode */
  1192. if (inta & CSR_INT_BIT_FH_TX) {
  1193. iwl_write32(priv, CSR_FH_INT_STATUS, CSR49_FH_INT_TX_MASK);
  1194. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1195. priv->isr_stats.tx++;
  1196. handled |= CSR_INT_BIT_FH_TX;
  1197. /* Wake up uCode load routine, now that load is complete */
  1198. priv->ucode_write_complete = 1;
  1199. wake_up_interruptible(&priv->wait_command_queue);
  1200. }
  1201. if (inta & ~handled) {
  1202. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1203. priv->isr_stats.unhandled++;
  1204. }
  1205. if (inta & ~(priv->inta_mask)) {
  1206. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1207. inta & ~priv->inta_mask);
  1208. }
  1209. /* Re-enable all interrupts */
  1210. /* only Re-enable if diabled by irq */
  1211. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1212. iwl_enable_interrupts(priv);
  1213. }
  1214. /* the threshold ratio of actual_ack_cnt to expected_ack_cnt in percent */
  1215. #define ACK_CNT_RATIO (50)
  1216. #define BA_TIMEOUT_CNT (5)
  1217. #define BA_TIMEOUT_MAX (16)
  1218. /**
  1219. * iwl_good_ack_health - checks for ACK count ratios, BA timeout retries.
  1220. *
  1221. * When the ACK count ratio is 0 and aggregated BA timeout retries exceeding
  1222. * the BA_TIMEOUT_MAX, reload firmware and bring system back to normal
  1223. * operation state.
  1224. */
  1225. bool iwl_good_ack_health(struct iwl_priv *priv,
  1226. struct iwl_rx_packet *pkt)
  1227. {
  1228. bool rc = true;
  1229. int actual_ack_cnt_delta, expected_ack_cnt_delta;
  1230. int ba_timeout_delta;
  1231. actual_ack_cnt_delta =
  1232. le32_to_cpu(pkt->u.stats.tx.actual_ack_cnt) -
  1233. le32_to_cpu(priv->statistics.tx.actual_ack_cnt);
  1234. expected_ack_cnt_delta =
  1235. le32_to_cpu(pkt->u.stats.tx.expected_ack_cnt) -
  1236. le32_to_cpu(priv->statistics.tx.expected_ack_cnt);
  1237. ba_timeout_delta =
  1238. le32_to_cpu(pkt->u.stats.tx.agg.ba_timeout) -
  1239. le32_to_cpu(priv->statistics.tx.agg.ba_timeout);
  1240. if ((priv->_agn.agg_tids_count > 0) &&
  1241. (expected_ack_cnt_delta > 0) &&
  1242. (((actual_ack_cnt_delta * 100) / expected_ack_cnt_delta)
  1243. < ACK_CNT_RATIO) &&
  1244. (ba_timeout_delta > BA_TIMEOUT_CNT)) {
  1245. IWL_DEBUG_RADIO(priv, "actual_ack_cnt delta = %d,"
  1246. " expected_ack_cnt = %d\n",
  1247. actual_ack_cnt_delta, expected_ack_cnt_delta);
  1248. #ifdef CONFIG_IWLWIFI_DEBUG
  1249. IWL_DEBUG_RADIO(priv, "rx_detected_cnt delta = %d\n",
  1250. priv->delta_statistics.tx.rx_detected_cnt);
  1251. IWL_DEBUG_RADIO(priv,
  1252. "ack_or_ba_timeout_collision delta = %d\n",
  1253. priv->delta_statistics.tx.
  1254. ack_or_ba_timeout_collision);
  1255. #endif
  1256. IWL_DEBUG_RADIO(priv, "agg ba_timeout delta = %d\n",
  1257. ba_timeout_delta);
  1258. if (!actual_ack_cnt_delta &&
  1259. (ba_timeout_delta >= BA_TIMEOUT_MAX))
  1260. rc = false;
  1261. }
  1262. return rc;
  1263. }
  1264. /******************************************************************************
  1265. *
  1266. * uCode download functions
  1267. *
  1268. ******************************************************************************/
  1269. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1270. {
  1271. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1272. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1273. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1274. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1275. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1276. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1277. }
  1278. static void iwl_nic_start(struct iwl_priv *priv)
  1279. {
  1280. /* Remove all resets to allow NIC to operate */
  1281. iwl_write32(priv, CSR_RESET, 0);
  1282. }
  1283. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context);
  1284. static int iwl_mac_setup_register(struct iwl_priv *priv);
  1285. static int __must_check iwl_request_firmware(struct iwl_priv *priv, bool first)
  1286. {
  1287. const char *name_pre = priv->cfg->fw_name_pre;
  1288. if (first)
  1289. priv->fw_index = priv->cfg->ucode_api_max;
  1290. else
  1291. priv->fw_index--;
  1292. if (priv->fw_index < priv->cfg->ucode_api_min) {
  1293. IWL_ERR(priv, "no suitable firmware found!\n");
  1294. return -ENOENT;
  1295. }
  1296. sprintf(priv->firmware_name, "%s%d%s",
  1297. name_pre, priv->fw_index, ".ucode");
  1298. IWL_DEBUG_INFO(priv, "attempting to load firmware '%s'\n",
  1299. priv->firmware_name);
  1300. return request_firmware_nowait(THIS_MODULE, 1, priv->firmware_name,
  1301. &priv->pci_dev->dev, GFP_KERNEL, priv,
  1302. iwl_ucode_callback);
  1303. }
  1304. /**
  1305. * iwl_ucode_callback - callback when firmware was loaded
  1306. *
  1307. * If loaded successfully, copies the firmware into buffers
  1308. * for the card to fetch (via DMA).
  1309. */
  1310. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context)
  1311. {
  1312. struct iwl_priv *priv = context;
  1313. struct iwl_ucode_header *ucode;
  1314. const unsigned int api_max = priv->cfg->ucode_api_max;
  1315. const unsigned int api_min = priv->cfg->ucode_api_min;
  1316. u8 *src;
  1317. size_t len;
  1318. u32 api_ver, build;
  1319. u32 inst_size, data_size, init_size, init_data_size, boot_size;
  1320. int err, hdr_size;
  1321. u16 eeprom_ver;
  1322. char buildstr[25];
  1323. if (!ucode_raw) {
  1324. IWL_ERR(priv, "request for firmware file '%s' failed.\n",
  1325. priv->firmware_name);
  1326. goto try_again;
  1327. }
  1328. IWL_DEBUG_INFO(priv, "Loaded firmware file '%s' (%zd bytes).\n",
  1329. priv->firmware_name, ucode_raw->size);
  1330. /* Make sure that we got at least the API version number */
  1331. if (ucode_raw->size < 4) {
  1332. IWL_ERR(priv, "File size way too small!\n");
  1333. goto try_again;
  1334. }
  1335. /* Data from ucode file: header followed by uCode images */
  1336. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1337. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1338. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1339. switch (api_ver) {
  1340. default:
  1341. /*
  1342. * 4965 doesn't revision the firmware file format
  1343. * along with the API version, it always uses v1
  1344. * file format.
  1345. */
  1346. if (priv->cfg != &iwl4965_agn_cfg) {
  1347. hdr_size = 28;
  1348. if (ucode_raw->size < hdr_size) {
  1349. IWL_ERR(priv, "File size too small!\n");
  1350. goto try_again;
  1351. }
  1352. build = ucode->u.v2.build;
  1353. inst_size = ucode->u.v2.inst_size;
  1354. data_size = ucode->u.v2.data_size;
  1355. init_size = ucode->u.v2.init_size;
  1356. init_data_size = ucode->u.v2.init_data_size;
  1357. boot_size = ucode->u.v2.boot_size;
  1358. src = ucode->u.v2.data;
  1359. break;
  1360. }
  1361. /* fall through for 4965 */
  1362. case 0:
  1363. case 1:
  1364. case 2:
  1365. hdr_size = 24;
  1366. if (ucode_raw->size < hdr_size) {
  1367. IWL_ERR(priv, "File size too small!\n");
  1368. goto try_again;
  1369. }
  1370. build = 0;
  1371. inst_size = ucode->u.v1.inst_size;
  1372. data_size = ucode->u.v1.data_size;
  1373. init_size = ucode->u.v1.init_size;
  1374. init_data_size = ucode->u.v1.init_data_size;
  1375. boot_size = ucode->u.v1.boot_size;
  1376. src = ucode->u.v1.data;
  1377. break;
  1378. }
  1379. /* api_ver should match the api version forming part of the
  1380. * firmware filename ... but we don't check for that and only rely
  1381. * on the API version read from firmware header from here on forward */
  1382. if (api_ver < api_min || api_ver > api_max) {
  1383. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1384. "Driver supports v%u, firmware is v%u.\n",
  1385. api_max, api_ver);
  1386. goto try_again;
  1387. }
  1388. if (api_ver != api_max)
  1389. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1390. "got v%u. New firmware can be obtained "
  1391. "from http://www.intellinuxwireless.org.\n",
  1392. api_max, api_ver);
  1393. if (build)
  1394. sprintf(buildstr, " build %u", build);
  1395. else
  1396. buildstr[0] = '\0';
  1397. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u%s\n",
  1398. IWL_UCODE_MAJOR(priv->ucode_ver),
  1399. IWL_UCODE_MINOR(priv->ucode_ver),
  1400. IWL_UCODE_API(priv->ucode_ver),
  1401. IWL_UCODE_SERIAL(priv->ucode_ver),
  1402. buildstr);
  1403. snprintf(priv->hw->wiphy->fw_version,
  1404. sizeof(priv->hw->wiphy->fw_version),
  1405. "%u.%u.%u.%u%s",
  1406. IWL_UCODE_MAJOR(priv->ucode_ver),
  1407. IWL_UCODE_MINOR(priv->ucode_ver),
  1408. IWL_UCODE_API(priv->ucode_ver),
  1409. IWL_UCODE_SERIAL(priv->ucode_ver),
  1410. buildstr);
  1411. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  1412. IWL_DEBUG_INFO(priv, "NVM Type: %s, version: 0x%x\n",
  1413. (priv->nvm_device_type == NVM_DEVICE_TYPE_OTP)
  1414. ? "OTP" : "EEPROM", eeprom_ver);
  1415. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1416. priv->ucode_ver);
  1417. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1418. inst_size);
  1419. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1420. data_size);
  1421. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1422. init_size);
  1423. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1424. init_data_size);
  1425. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1426. boot_size);
  1427. /*
  1428. * For any of the failures below (before allocating pci memory)
  1429. * we will try to load a version with a smaller API -- maybe the
  1430. * user just got a corrupted version of the latest API.
  1431. */
  1432. /* Verify size of file vs. image size info in file's header */
  1433. if (ucode_raw->size != hdr_size + inst_size + data_size + init_size +
  1434. init_data_size + boot_size) {
  1435. IWL_DEBUG_INFO(priv,
  1436. "uCode file size %d does not match expected size\n",
  1437. (int)ucode_raw->size);
  1438. goto try_again;
  1439. }
  1440. /* Verify that uCode images will fit in card's SRAM */
  1441. if (inst_size > priv->hw_params.max_inst_size) {
  1442. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1443. inst_size);
  1444. goto try_again;
  1445. }
  1446. if (data_size > priv->hw_params.max_data_size) {
  1447. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1448. data_size);
  1449. goto try_again;
  1450. }
  1451. if (init_size > priv->hw_params.max_inst_size) {
  1452. IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
  1453. init_size);
  1454. goto try_again;
  1455. }
  1456. if (init_data_size > priv->hw_params.max_data_size) {
  1457. IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
  1458. init_data_size);
  1459. goto try_again;
  1460. }
  1461. if (boot_size > priv->hw_params.max_bsm_size) {
  1462. IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
  1463. boot_size);
  1464. goto try_again;
  1465. }
  1466. /* Allocate ucode buffers for card's bus-master loading ... */
  1467. /* Runtime instructions and 2 copies of data:
  1468. * 1) unmodified from disk
  1469. * 2) backup cache for save/restore during power-downs */
  1470. priv->ucode_code.len = inst_size;
  1471. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1472. priv->ucode_data.len = data_size;
  1473. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1474. priv->ucode_data_backup.len = data_size;
  1475. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1476. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1477. !priv->ucode_data_backup.v_addr)
  1478. goto err_pci_alloc;
  1479. /* Initialization instructions and data */
  1480. if (init_size && init_data_size) {
  1481. priv->ucode_init.len = init_size;
  1482. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1483. priv->ucode_init_data.len = init_data_size;
  1484. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1485. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1486. goto err_pci_alloc;
  1487. }
  1488. /* Bootstrap (instructions only, no data) */
  1489. if (boot_size) {
  1490. priv->ucode_boot.len = boot_size;
  1491. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1492. if (!priv->ucode_boot.v_addr)
  1493. goto err_pci_alloc;
  1494. }
  1495. /* Copy images into buffers for card's bus-master reads ... */
  1496. /* Runtime instructions (first block of data in file) */
  1497. len = inst_size;
  1498. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
  1499. memcpy(priv->ucode_code.v_addr, src, len);
  1500. src += len;
  1501. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1502. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1503. /* Runtime data (2nd block)
  1504. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1505. len = data_size;
  1506. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
  1507. memcpy(priv->ucode_data.v_addr, src, len);
  1508. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1509. src += len;
  1510. /* Initialization instructions (3rd block) */
  1511. if (init_size) {
  1512. len = init_size;
  1513. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1514. len);
  1515. memcpy(priv->ucode_init.v_addr, src, len);
  1516. src += len;
  1517. }
  1518. /* Initialization data (4th block) */
  1519. if (init_data_size) {
  1520. len = init_data_size;
  1521. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1522. len);
  1523. memcpy(priv->ucode_init_data.v_addr, src, len);
  1524. src += len;
  1525. }
  1526. /* Bootstrap instructions (5th block) */
  1527. len = boot_size;
  1528. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
  1529. memcpy(priv->ucode_boot.v_addr, src, len);
  1530. /**************************************************
  1531. * This is still part of probe() in a sense...
  1532. *
  1533. * 9. Setup and register with mac80211 and debugfs
  1534. **************************************************/
  1535. err = iwl_mac_setup_register(priv);
  1536. if (err)
  1537. goto out_unbind;
  1538. err = iwl_dbgfs_register(priv, DRV_NAME);
  1539. if (err)
  1540. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  1541. /* We have our copies now, allow OS release its copies */
  1542. release_firmware(ucode_raw);
  1543. complete(&priv->_agn.firmware_loading_complete);
  1544. return;
  1545. try_again:
  1546. /* try next, if any */
  1547. if (iwl_request_firmware(priv, false))
  1548. goto out_unbind;
  1549. release_firmware(ucode_raw);
  1550. return;
  1551. err_pci_alloc:
  1552. IWL_ERR(priv, "failed to allocate pci memory\n");
  1553. iwl_dealloc_ucode_pci(priv);
  1554. out_unbind:
  1555. complete(&priv->_agn.firmware_loading_complete);
  1556. device_release_driver(&priv->pci_dev->dev);
  1557. release_firmware(ucode_raw);
  1558. }
  1559. static const char *desc_lookup_text[] = {
  1560. "OK",
  1561. "FAIL",
  1562. "BAD_PARAM",
  1563. "BAD_CHECKSUM",
  1564. "NMI_INTERRUPT_WDG",
  1565. "SYSASSERT",
  1566. "FATAL_ERROR",
  1567. "BAD_COMMAND",
  1568. "HW_ERROR_TUNE_LOCK",
  1569. "HW_ERROR_TEMPERATURE",
  1570. "ILLEGAL_CHAN_FREQ",
  1571. "VCC_NOT_STABLE",
  1572. "FH_ERROR",
  1573. "NMI_INTERRUPT_HOST",
  1574. "NMI_INTERRUPT_ACTION_PT",
  1575. "NMI_INTERRUPT_UNKNOWN",
  1576. "UCODE_VERSION_MISMATCH",
  1577. "HW_ERROR_ABS_LOCK",
  1578. "HW_ERROR_CAL_LOCK_FAIL",
  1579. "NMI_INTERRUPT_INST_ACTION_PT",
  1580. "NMI_INTERRUPT_DATA_ACTION_PT",
  1581. "NMI_TRM_HW_ER",
  1582. "NMI_INTERRUPT_TRM",
  1583. "NMI_INTERRUPT_BREAK_POINT"
  1584. "DEBUG_0",
  1585. "DEBUG_1",
  1586. "DEBUG_2",
  1587. "DEBUG_3",
  1588. "ADVANCED SYSASSERT"
  1589. };
  1590. static const char *desc_lookup(int i)
  1591. {
  1592. int max = ARRAY_SIZE(desc_lookup_text) - 1;
  1593. if (i < 0 || i > max)
  1594. i = max;
  1595. return desc_lookup_text[i];
  1596. }
  1597. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1598. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1599. void iwl_dump_nic_error_log(struct iwl_priv *priv)
  1600. {
  1601. u32 data2, line;
  1602. u32 desc, time, count, base, data1;
  1603. u32 blink1, blink2, ilink1, ilink2;
  1604. u32 pc, hcmd;
  1605. if (priv->ucode_type == UCODE_INIT)
  1606. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  1607. else
  1608. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1609. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1610. IWL_ERR(priv,
  1611. "Not valid error log pointer 0x%08X for %s uCode\n",
  1612. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1613. return;
  1614. }
  1615. count = iwl_read_targ_mem(priv, base);
  1616. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1617. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1618. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1619. priv->status, count);
  1620. }
  1621. desc = iwl_read_targ_mem(priv, base + 1 * sizeof(u32));
  1622. pc = iwl_read_targ_mem(priv, base + 2 * sizeof(u32));
  1623. blink1 = iwl_read_targ_mem(priv, base + 3 * sizeof(u32));
  1624. blink2 = iwl_read_targ_mem(priv, base + 4 * sizeof(u32));
  1625. ilink1 = iwl_read_targ_mem(priv, base + 5 * sizeof(u32));
  1626. ilink2 = iwl_read_targ_mem(priv, base + 6 * sizeof(u32));
  1627. data1 = iwl_read_targ_mem(priv, base + 7 * sizeof(u32));
  1628. data2 = iwl_read_targ_mem(priv, base + 8 * sizeof(u32));
  1629. line = iwl_read_targ_mem(priv, base + 9 * sizeof(u32));
  1630. time = iwl_read_targ_mem(priv, base + 11 * sizeof(u32));
  1631. hcmd = iwl_read_targ_mem(priv, base + 22 * sizeof(u32));
  1632. trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, data2, line,
  1633. blink1, blink2, ilink1, ilink2);
  1634. IWL_ERR(priv, "Desc Time "
  1635. "data1 data2 line\n");
  1636. IWL_ERR(priv, "%-28s (#%02d) %010u 0x%08X 0x%08X %u\n",
  1637. desc_lookup(desc), desc, time, data1, data2, line);
  1638. IWL_ERR(priv, "pc blink1 blink2 ilink1 ilink2 hcmd\n");
  1639. IWL_ERR(priv, "0x%05X 0x%05X 0x%05X 0x%05X 0x%05X 0x%05X\n",
  1640. pc, blink1, blink2, ilink1, ilink2, hcmd);
  1641. }
  1642. #define EVENT_START_OFFSET (4 * sizeof(u32))
  1643. /**
  1644. * iwl_print_event_log - Dump error event log to syslog
  1645. *
  1646. */
  1647. static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1648. u32 num_events, u32 mode,
  1649. int pos, char **buf, size_t bufsz)
  1650. {
  1651. u32 i;
  1652. u32 base; /* SRAM byte address of event log header */
  1653. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1654. u32 ptr; /* SRAM byte address of log data */
  1655. u32 ev, time, data; /* event log data */
  1656. unsigned long reg_flags;
  1657. if (num_events == 0)
  1658. return pos;
  1659. if (priv->ucode_type == UCODE_INIT)
  1660. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1661. else
  1662. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1663. if (mode == 0)
  1664. event_size = 2 * sizeof(u32);
  1665. else
  1666. event_size = 3 * sizeof(u32);
  1667. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1668. /* Make sure device is powered up for SRAM reads */
  1669. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1670. iwl_grab_nic_access(priv);
  1671. /* Set starting address; reads will auto-increment */
  1672. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1673. rmb();
  1674. /* "time" is actually "data" for mode 0 (no timestamp).
  1675. * place event id # at far right for easier visual parsing. */
  1676. for (i = 0; i < num_events; i++) {
  1677. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1678. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1679. if (mode == 0) {
  1680. /* data, ev */
  1681. if (bufsz) {
  1682. pos += scnprintf(*buf + pos, bufsz - pos,
  1683. "EVT_LOG:0x%08x:%04u\n",
  1684. time, ev);
  1685. } else {
  1686. trace_iwlwifi_dev_ucode_event(priv, 0,
  1687. time, ev);
  1688. IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n",
  1689. time, ev);
  1690. }
  1691. } else {
  1692. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1693. if (bufsz) {
  1694. pos += scnprintf(*buf + pos, bufsz - pos,
  1695. "EVT_LOGT:%010u:0x%08x:%04u\n",
  1696. time, data, ev);
  1697. } else {
  1698. IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
  1699. time, data, ev);
  1700. trace_iwlwifi_dev_ucode_event(priv, time,
  1701. data, ev);
  1702. }
  1703. }
  1704. }
  1705. /* Allow device to power down */
  1706. iwl_release_nic_access(priv);
  1707. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1708. return pos;
  1709. }
  1710. /**
  1711. * iwl_print_last_event_logs - Dump the newest # of event log to syslog
  1712. */
  1713. static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1714. u32 num_wraps, u32 next_entry,
  1715. u32 size, u32 mode,
  1716. int pos, char **buf, size_t bufsz)
  1717. {
  1718. /*
  1719. * display the newest DEFAULT_LOG_ENTRIES entries
  1720. * i.e the entries just before the next ont that uCode would fill.
  1721. */
  1722. if (num_wraps) {
  1723. if (next_entry < size) {
  1724. pos = iwl_print_event_log(priv,
  1725. capacity - (size - next_entry),
  1726. size - next_entry, mode,
  1727. pos, buf, bufsz);
  1728. pos = iwl_print_event_log(priv, 0,
  1729. next_entry, mode,
  1730. pos, buf, bufsz);
  1731. } else
  1732. pos = iwl_print_event_log(priv, next_entry - size,
  1733. size, mode, pos, buf, bufsz);
  1734. } else {
  1735. if (next_entry < size) {
  1736. pos = iwl_print_event_log(priv, 0, next_entry,
  1737. mode, pos, buf, bufsz);
  1738. } else {
  1739. pos = iwl_print_event_log(priv, next_entry - size,
  1740. size, mode, pos, buf, bufsz);
  1741. }
  1742. }
  1743. return pos;
  1744. }
  1745. #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20)
  1746. int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1747. char **buf, bool display)
  1748. {
  1749. u32 base; /* SRAM byte address of event log header */
  1750. u32 capacity; /* event log capacity in # entries */
  1751. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1752. u32 num_wraps; /* # times uCode wrapped to top of log */
  1753. u32 next_entry; /* index of next entry to be written by uCode */
  1754. u32 size; /* # entries that we'll print */
  1755. int pos = 0;
  1756. size_t bufsz = 0;
  1757. if (priv->ucode_type == UCODE_INIT)
  1758. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1759. else
  1760. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1761. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1762. IWL_ERR(priv,
  1763. "Invalid event log pointer 0x%08X for %s uCode\n",
  1764. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1765. return -EINVAL;
  1766. }
  1767. /* event log header */
  1768. capacity = iwl_read_targ_mem(priv, base);
  1769. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1770. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1771. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1772. if (capacity > priv->cfg->max_event_log_size) {
  1773. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1774. capacity, priv->cfg->max_event_log_size);
  1775. capacity = priv->cfg->max_event_log_size;
  1776. }
  1777. if (next_entry > priv->cfg->max_event_log_size) {
  1778. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1779. next_entry, priv->cfg->max_event_log_size);
  1780. next_entry = priv->cfg->max_event_log_size;
  1781. }
  1782. size = num_wraps ? capacity : next_entry;
  1783. /* bail out if nothing in log */
  1784. if (size == 0) {
  1785. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1786. return pos;
  1787. }
  1788. #ifdef CONFIG_IWLWIFI_DEBUG
  1789. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1790. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1791. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1792. #else
  1793. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1794. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1795. #endif
  1796. IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n",
  1797. size);
  1798. #ifdef CONFIG_IWLWIFI_DEBUG
  1799. if (display) {
  1800. if (full_log)
  1801. bufsz = capacity * 48;
  1802. else
  1803. bufsz = size * 48;
  1804. *buf = kmalloc(bufsz, GFP_KERNEL);
  1805. if (!*buf)
  1806. return -ENOMEM;
  1807. }
  1808. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1809. /*
  1810. * if uCode has wrapped back to top of log,
  1811. * start at the oldest entry,
  1812. * i.e the next one that uCode would fill.
  1813. */
  1814. if (num_wraps)
  1815. pos = iwl_print_event_log(priv, next_entry,
  1816. capacity - next_entry, mode,
  1817. pos, buf, bufsz);
  1818. /* (then/else) start at top of log */
  1819. pos = iwl_print_event_log(priv, 0,
  1820. next_entry, mode, pos, buf, bufsz);
  1821. } else
  1822. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1823. next_entry, size, mode,
  1824. pos, buf, bufsz);
  1825. #else
  1826. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1827. next_entry, size, mode,
  1828. pos, buf, bufsz);
  1829. #endif
  1830. return pos;
  1831. }
  1832. /**
  1833. * iwl_alive_start - called after REPLY_ALIVE notification received
  1834. * from protocol/runtime uCode (initialization uCode's
  1835. * Alive gets handled by iwl_init_alive_start()).
  1836. */
  1837. static void iwl_alive_start(struct iwl_priv *priv)
  1838. {
  1839. int ret = 0;
  1840. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1841. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1842. /* We had an error bringing up the hardware, so take it
  1843. * all the way back down so we can try again */
  1844. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1845. goto restart;
  1846. }
  1847. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1848. * This is a paranoid check, because we would not have gotten the
  1849. * "runtime" alive if code weren't properly loaded. */
  1850. if (iwl_verify_ucode(priv)) {
  1851. /* Runtime instruction load was bad;
  1852. * take it all the way back down so we can try again */
  1853. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1854. goto restart;
  1855. }
  1856. ret = priv->cfg->ops->lib->alive_notify(priv);
  1857. if (ret) {
  1858. IWL_WARN(priv,
  1859. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1860. goto restart;
  1861. }
  1862. /* After the ALIVE response, we can send host commands to the uCode */
  1863. set_bit(STATUS_ALIVE, &priv->status);
  1864. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  1865. /* Enable timer to monitor the driver queues */
  1866. mod_timer(&priv->monitor_recover,
  1867. jiffies +
  1868. msecs_to_jiffies(priv->cfg->monitor_recover_period));
  1869. }
  1870. if (iwl_is_rfkill(priv))
  1871. return;
  1872. ieee80211_wake_queues(priv->hw);
  1873. priv->active_rate = IWL_RATES_MASK;
  1874. /* Configure Tx antenna selection based on H/W config */
  1875. if (priv->cfg->ops->hcmd->set_tx_ant)
  1876. priv->cfg->ops->hcmd->set_tx_ant(priv, priv->cfg->valid_tx_ant);
  1877. if (iwl_is_associated(priv)) {
  1878. struct iwl_rxon_cmd *active_rxon =
  1879. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1880. /* apply any changes in staging */
  1881. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1882. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1883. } else {
  1884. /* Initialize our rx_config data */
  1885. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1886. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1887. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1888. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1889. }
  1890. /* Configure Bluetooth device coexistence support */
  1891. priv->cfg->ops->hcmd->send_bt_config(priv);
  1892. iwl_reset_run_time_calib(priv);
  1893. /* Configure the adapter for unassociated operation */
  1894. iwlcore_commit_rxon(priv);
  1895. /* At this point, the NIC is initialized and operational */
  1896. iwl_rf_kill_ct_config(priv);
  1897. iwl_leds_init(priv);
  1898. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1899. set_bit(STATUS_READY, &priv->status);
  1900. wake_up_interruptible(&priv->wait_command_queue);
  1901. iwl_power_update_mode(priv, true);
  1902. IWL_DEBUG_INFO(priv, "Updated power mode\n");
  1903. return;
  1904. restart:
  1905. queue_work(priv->workqueue, &priv->restart);
  1906. }
  1907. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1908. static void __iwl_down(struct iwl_priv *priv)
  1909. {
  1910. unsigned long flags;
  1911. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1912. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1913. if (!exit_pending)
  1914. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1915. iwl_clear_ucode_stations(priv, true);
  1916. /* Unblock any waiting calls */
  1917. wake_up_interruptible_all(&priv->wait_command_queue);
  1918. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1919. * exiting the module */
  1920. if (!exit_pending)
  1921. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1922. /* stop and reset the on-board processor */
  1923. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1924. /* tell the device to stop sending interrupts */
  1925. spin_lock_irqsave(&priv->lock, flags);
  1926. iwl_disable_interrupts(priv);
  1927. spin_unlock_irqrestore(&priv->lock, flags);
  1928. iwl_synchronize_irq(priv);
  1929. if (priv->mac80211_registered)
  1930. ieee80211_stop_queues(priv->hw);
  1931. /* If we have not previously called iwl_init() then
  1932. * clear all bits but the RF Kill bit and return */
  1933. if (!iwl_is_init(priv)) {
  1934. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1935. STATUS_RF_KILL_HW |
  1936. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1937. STATUS_GEO_CONFIGURED |
  1938. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1939. STATUS_EXIT_PENDING;
  1940. goto exit;
  1941. }
  1942. /* ...otherwise clear out all the status bits but the RF Kill
  1943. * bit and continue taking the NIC down. */
  1944. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1945. STATUS_RF_KILL_HW |
  1946. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1947. STATUS_GEO_CONFIGURED |
  1948. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1949. STATUS_FW_ERROR |
  1950. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1951. STATUS_EXIT_PENDING;
  1952. /* device going down, Stop using ICT table */
  1953. iwl_disable_ict(priv);
  1954. iwlagn_txq_ctx_stop(priv);
  1955. iwlagn_rxq_stop(priv);
  1956. /* Power-down device's busmaster DMA clocks */
  1957. iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  1958. udelay(5);
  1959. /* Make sure (redundant) we've released our request to stay awake */
  1960. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1961. /* Stop the device, and put it in low power state */
  1962. priv->cfg->ops->lib->apm_ops.stop(priv);
  1963. exit:
  1964. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1965. if (priv->ibss_beacon)
  1966. dev_kfree_skb(priv->ibss_beacon);
  1967. priv->ibss_beacon = NULL;
  1968. /* clear out any free frames */
  1969. iwl_clear_free_frames(priv);
  1970. }
  1971. static void iwl_down(struct iwl_priv *priv)
  1972. {
  1973. mutex_lock(&priv->mutex);
  1974. __iwl_down(priv);
  1975. mutex_unlock(&priv->mutex);
  1976. iwl_cancel_deferred_work(priv);
  1977. }
  1978. #define HW_READY_TIMEOUT (50)
  1979. static int iwl_set_hw_ready(struct iwl_priv *priv)
  1980. {
  1981. int ret = 0;
  1982. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1983. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
  1984. /* See if we got it */
  1985. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1986. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1987. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1988. HW_READY_TIMEOUT);
  1989. if (ret != -ETIMEDOUT)
  1990. priv->hw_ready = true;
  1991. else
  1992. priv->hw_ready = false;
  1993. IWL_DEBUG_INFO(priv, "hardware %s\n",
  1994. (priv->hw_ready == 1) ? "ready" : "not ready");
  1995. return ret;
  1996. }
  1997. static int iwl_prepare_card_hw(struct iwl_priv *priv)
  1998. {
  1999. int ret = 0;
  2000. IWL_DEBUG_INFO(priv, "iwl_prepare_card_hw enter\n");
  2001. ret = iwl_set_hw_ready(priv);
  2002. if (priv->hw_ready)
  2003. return ret;
  2004. /* If HW is not ready, prepare the conditions to check again */
  2005. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  2006. CSR_HW_IF_CONFIG_REG_PREPARE);
  2007. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  2008. ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
  2009. CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
  2010. /* HW should be ready by now, check again. */
  2011. if (ret != -ETIMEDOUT)
  2012. iwl_set_hw_ready(priv);
  2013. return ret;
  2014. }
  2015. #define MAX_HW_RESTARTS 5
  2016. static int __iwl_up(struct iwl_priv *priv)
  2017. {
  2018. int i;
  2019. int ret;
  2020. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2021. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2022. return -EIO;
  2023. }
  2024. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2025. IWL_ERR(priv, "ucode not available for device bringup\n");
  2026. return -EIO;
  2027. }
  2028. iwl_prepare_card_hw(priv);
  2029. if (!priv->hw_ready) {
  2030. IWL_WARN(priv, "Exit HW not ready\n");
  2031. return -EIO;
  2032. }
  2033. /* If platform's RF_KILL switch is NOT set to KILL */
  2034. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2035. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2036. else
  2037. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2038. if (iwl_is_rfkill(priv)) {
  2039. wiphy_rfkill_set_hw_state(priv->hw->wiphy, true);
  2040. iwl_enable_interrupts(priv);
  2041. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2042. return 0;
  2043. }
  2044. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2045. ret = iwlagn_hw_nic_init(priv);
  2046. if (ret) {
  2047. IWL_ERR(priv, "Unable to init nic\n");
  2048. return ret;
  2049. }
  2050. /* make sure rfkill handshake bits are cleared */
  2051. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2052. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2053. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2054. /* clear (again), then enable host interrupts */
  2055. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2056. iwl_enable_interrupts(priv);
  2057. /* really make sure rfkill handshake bits are cleared */
  2058. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2059. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2060. /* Copy original ucode data image from disk into backup cache.
  2061. * This will be used to initialize the on-board processor's
  2062. * data SRAM for a clean start when the runtime program first loads. */
  2063. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2064. priv->ucode_data.len);
  2065. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2066. /* load bootstrap state machine,
  2067. * load bootstrap program into processor's memory,
  2068. * prepare to load the "initialize" uCode */
  2069. ret = priv->cfg->ops->lib->load_ucode(priv);
  2070. if (ret) {
  2071. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  2072. ret);
  2073. continue;
  2074. }
  2075. /* start card; "initialize" will load runtime ucode */
  2076. iwl_nic_start(priv);
  2077. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2078. return 0;
  2079. }
  2080. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2081. __iwl_down(priv);
  2082. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2083. /* tried to restart and config the device for as long as our
  2084. * patience could withstand */
  2085. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2086. return -EIO;
  2087. }
  2088. /*****************************************************************************
  2089. *
  2090. * Workqueue callbacks
  2091. *
  2092. *****************************************************************************/
  2093. static void iwl_bg_init_alive_start(struct work_struct *data)
  2094. {
  2095. struct iwl_priv *priv =
  2096. container_of(data, struct iwl_priv, init_alive_start.work);
  2097. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2098. return;
  2099. mutex_lock(&priv->mutex);
  2100. priv->cfg->ops->lib->init_alive_start(priv);
  2101. mutex_unlock(&priv->mutex);
  2102. }
  2103. static void iwl_bg_alive_start(struct work_struct *data)
  2104. {
  2105. struct iwl_priv *priv =
  2106. container_of(data, struct iwl_priv, alive_start.work);
  2107. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2108. return;
  2109. /* enable dram interrupt */
  2110. iwl_reset_ict(priv);
  2111. mutex_lock(&priv->mutex);
  2112. iwl_alive_start(priv);
  2113. mutex_unlock(&priv->mutex);
  2114. }
  2115. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  2116. {
  2117. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  2118. run_time_calib_work);
  2119. mutex_lock(&priv->mutex);
  2120. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  2121. test_bit(STATUS_SCANNING, &priv->status)) {
  2122. mutex_unlock(&priv->mutex);
  2123. return;
  2124. }
  2125. if (priv->start_calib) {
  2126. iwl_chain_noise_calibration(priv, &priv->statistics);
  2127. iwl_sensitivity_calibration(priv, &priv->statistics);
  2128. }
  2129. mutex_unlock(&priv->mutex);
  2130. return;
  2131. }
  2132. static void iwl_bg_restart(struct work_struct *data)
  2133. {
  2134. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2135. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2136. return;
  2137. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2138. mutex_lock(&priv->mutex);
  2139. priv->vif = NULL;
  2140. priv->is_open = 0;
  2141. mutex_unlock(&priv->mutex);
  2142. iwl_down(priv);
  2143. ieee80211_restart_hw(priv->hw);
  2144. } else {
  2145. iwl_down(priv);
  2146. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2147. return;
  2148. mutex_lock(&priv->mutex);
  2149. __iwl_up(priv);
  2150. mutex_unlock(&priv->mutex);
  2151. }
  2152. }
  2153. static void iwl_bg_rx_replenish(struct work_struct *data)
  2154. {
  2155. struct iwl_priv *priv =
  2156. container_of(data, struct iwl_priv, rx_replenish);
  2157. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2158. return;
  2159. mutex_lock(&priv->mutex);
  2160. iwlagn_rx_replenish(priv);
  2161. mutex_unlock(&priv->mutex);
  2162. }
  2163. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2164. void iwl_post_associate(struct iwl_priv *priv)
  2165. {
  2166. struct ieee80211_conf *conf = NULL;
  2167. int ret = 0;
  2168. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2169. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2170. return;
  2171. }
  2172. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2173. return;
  2174. if (!priv->vif || !priv->is_open)
  2175. return;
  2176. iwl_scan_cancel_timeout(priv, 200);
  2177. conf = ieee80211_get_hw_conf(priv->hw);
  2178. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2179. iwlcore_commit_rxon(priv);
  2180. iwl_setup_rxon_timing(priv);
  2181. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2182. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2183. if (ret)
  2184. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2185. "Attempting to continue.\n");
  2186. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2187. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2188. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2189. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2190. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2191. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2192. priv->assoc_id, priv->beacon_int);
  2193. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2194. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2195. else
  2196. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2197. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2198. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2199. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2200. else
  2201. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2202. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2203. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2204. }
  2205. iwlcore_commit_rxon(priv);
  2206. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2207. priv->assoc_id, priv->active_rxon.bssid_addr);
  2208. switch (priv->iw_mode) {
  2209. case NL80211_IFTYPE_STATION:
  2210. break;
  2211. case NL80211_IFTYPE_ADHOC:
  2212. /* assume default assoc id */
  2213. priv->assoc_id = 1;
  2214. iwl_send_beacon_cmd(priv);
  2215. break;
  2216. default:
  2217. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2218. __func__, priv->iw_mode);
  2219. break;
  2220. }
  2221. /* the chain noise calibration will enabled PM upon completion
  2222. * If chain noise has already been run, then we need to enable
  2223. * power management here */
  2224. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  2225. iwl_power_update_mode(priv, false);
  2226. /* Enable Rx differential gain and sensitivity calibrations */
  2227. iwl_chain_noise_reset(priv);
  2228. priv->start_calib = 1;
  2229. }
  2230. /*****************************************************************************
  2231. *
  2232. * mac80211 entry point functions
  2233. *
  2234. *****************************************************************************/
  2235. #define UCODE_READY_TIMEOUT (4 * HZ)
  2236. /*
  2237. * Not a mac80211 entry point function, but it fits in with all the
  2238. * other mac80211 functions grouped here.
  2239. */
  2240. static int iwl_mac_setup_register(struct iwl_priv *priv)
  2241. {
  2242. int ret;
  2243. struct ieee80211_hw *hw = priv->hw;
  2244. hw->rate_control_algorithm = "iwl-agn-rs";
  2245. /* Tell mac80211 our characteristics */
  2246. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  2247. IEEE80211_HW_AMPDU_AGGREGATION |
  2248. IEEE80211_HW_SPECTRUM_MGMT;
  2249. if (!priv->cfg->broken_powersave)
  2250. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  2251. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  2252. if (priv->cfg->sku & IWL_SKU_N)
  2253. hw->flags |= IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS |
  2254. IEEE80211_HW_SUPPORTS_STATIC_SMPS;
  2255. hw->sta_data_size = sizeof(struct iwl_station_priv);
  2256. hw->wiphy->interface_modes =
  2257. BIT(NL80211_IFTYPE_STATION) |
  2258. BIT(NL80211_IFTYPE_ADHOC);
  2259. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  2260. WIPHY_FLAG_DISABLE_BEACON_HINTS;
  2261. /*
  2262. * For now, disable PS by default because it affects
  2263. * RX performance significantly.
  2264. */
  2265. hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2266. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
  2267. /* we create the 802.11 header and a zero-length SSID element */
  2268. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  2269. /* Default value; 4 EDCA QOS priorities */
  2270. hw->queues = 4;
  2271. hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
  2272. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  2273. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  2274. &priv->bands[IEEE80211_BAND_2GHZ];
  2275. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  2276. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  2277. &priv->bands[IEEE80211_BAND_5GHZ];
  2278. ret = ieee80211_register_hw(priv->hw);
  2279. if (ret) {
  2280. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  2281. return ret;
  2282. }
  2283. priv->mac80211_registered = 1;
  2284. return 0;
  2285. }
  2286. static int iwl_mac_start(struct ieee80211_hw *hw)
  2287. {
  2288. struct iwl_priv *priv = hw->priv;
  2289. int ret;
  2290. IWL_DEBUG_MAC80211(priv, "enter\n");
  2291. /* we should be verifying the device is ready to be opened */
  2292. mutex_lock(&priv->mutex);
  2293. ret = __iwl_up(priv);
  2294. mutex_unlock(&priv->mutex);
  2295. if (ret)
  2296. return ret;
  2297. if (iwl_is_rfkill(priv))
  2298. goto out;
  2299. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  2300. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  2301. * mac80211 will not be run successfully. */
  2302. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2303. test_bit(STATUS_READY, &priv->status),
  2304. UCODE_READY_TIMEOUT);
  2305. if (!ret) {
  2306. if (!test_bit(STATUS_READY, &priv->status)) {
  2307. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  2308. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2309. return -ETIMEDOUT;
  2310. }
  2311. }
  2312. iwl_led_start(priv);
  2313. out:
  2314. priv->is_open = 1;
  2315. IWL_DEBUG_MAC80211(priv, "leave\n");
  2316. return 0;
  2317. }
  2318. static void iwl_mac_stop(struct ieee80211_hw *hw)
  2319. {
  2320. struct iwl_priv *priv = hw->priv;
  2321. IWL_DEBUG_MAC80211(priv, "enter\n");
  2322. if (!priv->is_open)
  2323. return;
  2324. priv->is_open = 0;
  2325. if (iwl_is_ready_rf(priv) || test_bit(STATUS_SCAN_HW, &priv->status)) {
  2326. /* stop mac, cancel any scan request and clear
  2327. * RXON_FILTER_ASSOC_MSK BIT
  2328. */
  2329. mutex_lock(&priv->mutex);
  2330. iwl_scan_cancel_timeout(priv, 100);
  2331. mutex_unlock(&priv->mutex);
  2332. }
  2333. iwl_down(priv);
  2334. flush_workqueue(priv->workqueue);
  2335. /* enable interrupts again in order to receive rfkill changes */
  2336. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2337. iwl_enable_interrupts(priv);
  2338. IWL_DEBUG_MAC80211(priv, "leave\n");
  2339. }
  2340. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2341. {
  2342. struct iwl_priv *priv = hw->priv;
  2343. IWL_DEBUG_MACDUMP(priv, "enter\n");
  2344. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2345. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2346. if (iwlagn_tx_skb(priv, skb))
  2347. dev_kfree_skb_any(skb);
  2348. IWL_DEBUG_MACDUMP(priv, "leave\n");
  2349. return NETDEV_TX_OK;
  2350. }
  2351. void iwl_config_ap(struct iwl_priv *priv)
  2352. {
  2353. int ret = 0;
  2354. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2355. return;
  2356. /* The following should be done only at AP bring up */
  2357. if (!iwl_is_associated(priv)) {
  2358. /* RXON - unassoc (to set timing command) */
  2359. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2360. iwlcore_commit_rxon(priv);
  2361. /* RXON Timing */
  2362. iwl_setup_rxon_timing(priv);
  2363. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2364. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2365. if (ret)
  2366. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2367. "Attempting to continue.\n");
  2368. /* AP has all antennas */
  2369. priv->chain_noise_data.active_chains =
  2370. priv->hw_params.valid_rx_ant;
  2371. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2372. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2373. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2374. /* FIXME: what should be the assoc_id for AP? */
  2375. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2376. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2377. priv->staging_rxon.flags |=
  2378. RXON_FLG_SHORT_PREAMBLE_MSK;
  2379. else
  2380. priv->staging_rxon.flags &=
  2381. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2382. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2383. if (priv->assoc_capability &
  2384. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2385. priv->staging_rxon.flags |=
  2386. RXON_FLG_SHORT_SLOT_MSK;
  2387. else
  2388. priv->staging_rxon.flags &=
  2389. ~RXON_FLG_SHORT_SLOT_MSK;
  2390. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2391. priv->staging_rxon.flags &=
  2392. ~RXON_FLG_SHORT_SLOT_MSK;
  2393. }
  2394. /* restore RXON assoc */
  2395. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2396. iwlcore_commit_rxon(priv);
  2397. iwl_add_bcast_station(priv);
  2398. }
  2399. iwl_send_beacon_cmd(priv);
  2400. /* FIXME - we need to add code here to detect a totally new
  2401. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2402. * clear sta table, add BCAST sta... */
  2403. }
  2404. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2405. struct ieee80211_vif *vif,
  2406. struct ieee80211_key_conf *keyconf,
  2407. struct ieee80211_sta *sta,
  2408. u32 iv32, u16 *phase1key)
  2409. {
  2410. struct iwl_priv *priv = hw->priv;
  2411. IWL_DEBUG_MAC80211(priv, "enter\n");
  2412. iwl_update_tkip_key(priv, keyconf,
  2413. sta ? sta->addr : iwl_bcast_addr,
  2414. iv32, phase1key);
  2415. IWL_DEBUG_MAC80211(priv, "leave\n");
  2416. }
  2417. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2418. struct ieee80211_vif *vif,
  2419. struct ieee80211_sta *sta,
  2420. struct ieee80211_key_conf *key)
  2421. {
  2422. struct iwl_priv *priv = hw->priv;
  2423. const u8 *addr;
  2424. int ret;
  2425. u8 sta_id;
  2426. bool is_default_wep_key = false;
  2427. IWL_DEBUG_MAC80211(priv, "enter\n");
  2428. if (priv->cfg->mod_params->sw_crypto) {
  2429. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2430. return -EOPNOTSUPP;
  2431. }
  2432. addr = sta ? sta->addr : iwl_bcast_addr;
  2433. sta_id = iwl_find_station(priv, addr);
  2434. if (sta_id == IWL_INVALID_STATION) {
  2435. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2436. addr);
  2437. return -EINVAL;
  2438. }
  2439. mutex_lock(&priv->mutex);
  2440. iwl_scan_cancel_timeout(priv, 100);
  2441. /*
  2442. * If we are getting WEP group key and we didn't receive any key mapping
  2443. * so far, we are in legacy wep mode (group key only), otherwise we are
  2444. * in 1X mode.
  2445. * In legacy wep mode, we use another host command to the uCode.
  2446. */
  2447. if (key->alg == ALG_WEP && !sta && vif->type != NL80211_IFTYPE_AP) {
  2448. if (cmd == SET_KEY)
  2449. is_default_wep_key = !priv->key_mapping_key;
  2450. else
  2451. is_default_wep_key =
  2452. (key->hw_key_idx == HW_KEY_DEFAULT);
  2453. }
  2454. switch (cmd) {
  2455. case SET_KEY:
  2456. if (is_default_wep_key)
  2457. ret = iwl_set_default_wep_key(priv, key);
  2458. else
  2459. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2460. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2461. break;
  2462. case DISABLE_KEY:
  2463. if (is_default_wep_key)
  2464. ret = iwl_remove_default_wep_key(priv, key);
  2465. else
  2466. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2467. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2468. break;
  2469. default:
  2470. ret = -EINVAL;
  2471. }
  2472. mutex_unlock(&priv->mutex);
  2473. IWL_DEBUG_MAC80211(priv, "leave\n");
  2474. return ret;
  2475. }
  2476. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2477. struct ieee80211_vif *vif,
  2478. enum ieee80211_ampdu_mlme_action action,
  2479. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2480. {
  2481. struct iwl_priv *priv = hw->priv;
  2482. int ret;
  2483. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2484. sta->addr, tid);
  2485. if (!(priv->cfg->sku & IWL_SKU_N))
  2486. return -EACCES;
  2487. switch (action) {
  2488. case IEEE80211_AMPDU_RX_START:
  2489. IWL_DEBUG_HT(priv, "start Rx\n");
  2490. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  2491. case IEEE80211_AMPDU_RX_STOP:
  2492. IWL_DEBUG_HT(priv, "stop Rx\n");
  2493. ret = iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  2494. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2495. return 0;
  2496. else
  2497. return ret;
  2498. case IEEE80211_AMPDU_TX_START:
  2499. IWL_DEBUG_HT(priv, "start Tx\n");
  2500. ret = iwlagn_tx_agg_start(priv, sta->addr, tid, ssn);
  2501. if (ret == 0) {
  2502. priv->_agn.agg_tids_count++;
  2503. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2504. priv->_agn.agg_tids_count);
  2505. }
  2506. return ret;
  2507. case IEEE80211_AMPDU_TX_STOP:
  2508. IWL_DEBUG_HT(priv, "stop Tx\n");
  2509. ret = iwlagn_tx_agg_stop(priv, sta->addr, tid);
  2510. if ((ret == 0) && (priv->_agn.agg_tids_count > 0)) {
  2511. priv->_agn.agg_tids_count--;
  2512. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2513. priv->_agn.agg_tids_count);
  2514. }
  2515. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2516. return 0;
  2517. else
  2518. return ret;
  2519. case IEEE80211_AMPDU_TX_OPERATIONAL:
  2520. /* do nothing */
  2521. return -EOPNOTSUPP;
  2522. default:
  2523. IWL_DEBUG_HT(priv, "unknown\n");
  2524. return -EINVAL;
  2525. break;
  2526. }
  2527. return 0;
  2528. }
  2529. static void iwl_mac_sta_notify(struct ieee80211_hw *hw,
  2530. struct ieee80211_vif *vif,
  2531. enum sta_notify_cmd cmd,
  2532. struct ieee80211_sta *sta)
  2533. {
  2534. struct iwl_priv *priv = hw->priv;
  2535. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2536. int sta_id;
  2537. switch (cmd) {
  2538. case STA_NOTIFY_SLEEP:
  2539. WARN_ON(!sta_priv->client);
  2540. sta_priv->asleep = true;
  2541. if (atomic_read(&sta_priv->pending_frames) > 0)
  2542. ieee80211_sta_block_awake(hw, sta, true);
  2543. break;
  2544. case STA_NOTIFY_AWAKE:
  2545. WARN_ON(!sta_priv->client);
  2546. if (!sta_priv->asleep)
  2547. break;
  2548. sta_priv->asleep = false;
  2549. sta_id = iwl_find_station(priv, sta->addr);
  2550. if (sta_id != IWL_INVALID_STATION)
  2551. iwl_sta_modify_ps_wake(priv, sta_id);
  2552. break;
  2553. default:
  2554. break;
  2555. }
  2556. }
  2557. static int iwlagn_mac_sta_add(struct ieee80211_hw *hw,
  2558. struct ieee80211_vif *vif,
  2559. struct ieee80211_sta *sta)
  2560. {
  2561. struct iwl_priv *priv = hw->priv;
  2562. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2563. bool is_ap = priv->iw_mode == NL80211_IFTYPE_STATION;
  2564. int ret;
  2565. u8 sta_id;
  2566. IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
  2567. sta->addr);
  2568. atomic_set(&sta_priv->pending_frames, 0);
  2569. if (vif->type == NL80211_IFTYPE_AP)
  2570. sta_priv->client = true;
  2571. ret = iwl_add_station_common(priv, sta->addr, is_ap, &sta->ht_cap,
  2572. &sta_id);
  2573. if (ret) {
  2574. IWL_ERR(priv, "Unable to add station %pM (%d)\n",
  2575. sta->addr, ret);
  2576. /* Should we return success if return code is EEXIST ? */
  2577. return ret;
  2578. }
  2579. /* Initialize rate scaling */
  2580. IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
  2581. sta->addr);
  2582. iwl_rs_rate_init(priv, sta, sta_id);
  2583. return ret;
  2584. }
  2585. /*****************************************************************************
  2586. *
  2587. * sysfs attributes
  2588. *
  2589. *****************************************************************************/
  2590. #ifdef CONFIG_IWLWIFI_DEBUG
  2591. /*
  2592. * The following adds a new attribute to the sysfs representation
  2593. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  2594. * used for controlling the debug level.
  2595. *
  2596. * See the level definitions in iwl for details.
  2597. *
  2598. * The debug_level being managed using sysfs below is a per device debug
  2599. * level that is used instead of the global debug level if it (the per
  2600. * device debug level) is set.
  2601. */
  2602. static ssize_t show_debug_level(struct device *d,
  2603. struct device_attribute *attr, char *buf)
  2604. {
  2605. struct iwl_priv *priv = dev_get_drvdata(d);
  2606. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2607. }
  2608. static ssize_t store_debug_level(struct device *d,
  2609. struct device_attribute *attr,
  2610. const char *buf, size_t count)
  2611. {
  2612. struct iwl_priv *priv = dev_get_drvdata(d);
  2613. unsigned long val;
  2614. int ret;
  2615. ret = strict_strtoul(buf, 0, &val);
  2616. if (ret)
  2617. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  2618. else {
  2619. priv->debug_level = val;
  2620. if (iwl_alloc_traffic_mem(priv))
  2621. IWL_ERR(priv,
  2622. "Not enough memory to generate traffic log\n");
  2623. }
  2624. return strnlen(buf, count);
  2625. }
  2626. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2627. show_debug_level, store_debug_level);
  2628. #endif /* CONFIG_IWLWIFI_DEBUG */
  2629. static ssize_t show_temperature(struct device *d,
  2630. struct device_attribute *attr, char *buf)
  2631. {
  2632. struct iwl_priv *priv = dev_get_drvdata(d);
  2633. if (!iwl_is_alive(priv))
  2634. return -EAGAIN;
  2635. return sprintf(buf, "%d\n", priv->temperature);
  2636. }
  2637. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2638. static ssize_t show_tx_power(struct device *d,
  2639. struct device_attribute *attr, char *buf)
  2640. {
  2641. struct iwl_priv *priv = dev_get_drvdata(d);
  2642. if (!iwl_is_ready_rf(priv))
  2643. return sprintf(buf, "off\n");
  2644. else
  2645. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2646. }
  2647. static ssize_t store_tx_power(struct device *d,
  2648. struct device_attribute *attr,
  2649. const char *buf, size_t count)
  2650. {
  2651. struct iwl_priv *priv = dev_get_drvdata(d);
  2652. unsigned long val;
  2653. int ret;
  2654. ret = strict_strtoul(buf, 10, &val);
  2655. if (ret)
  2656. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  2657. else {
  2658. ret = iwl_set_tx_power(priv, val, false);
  2659. if (ret)
  2660. IWL_ERR(priv, "failed setting tx power (0x%d).\n",
  2661. ret);
  2662. else
  2663. ret = count;
  2664. }
  2665. return ret;
  2666. }
  2667. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2668. static ssize_t show_rts_ht_protection(struct device *d,
  2669. struct device_attribute *attr, char *buf)
  2670. {
  2671. struct iwl_priv *priv = dev_get_drvdata(d);
  2672. return sprintf(buf, "%s\n",
  2673. priv->cfg->use_rts_for_ht ? "RTS/CTS" : "CTS-to-self");
  2674. }
  2675. static ssize_t store_rts_ht_protection(struct device *d,
  2676. struct device_attribute *attr,
  2677. const char *buf, size_t count)
  2678. {
  2679. struct iwl_priv *priv = dev_get_drvdata(d);
  2680. unsigned long val;
  2681. int ret;
  2682. ret = strict_strtoul(buf, 10, &val);
  2683. if (ret)
  2684. IWL_INFO(priv, "Input is not in decimal form.\n");
  2685. else {
  2686. if (!iwl_is_associated(priv))
  2687. priv->cfg->use_rts_for_ht = val ? true : false;
  2688. else
  2689. IWL_ERR(priv, "Sta associated with AP - "
  2690. "Change protection mechanism is not allowed\n");
  2691. ret = count;
  2692. }
  2693. return ret;
  2694. }
  2695. static DEVICE_ATTR(rts_ht_protection, S_IWUSR | S_IRUGO,
  2696. show_rts_ht_protection, store_rts_ht_protection);
  2697. /*****************************************************************************
  2698. *
  2699. * driver setup and teardown
  2700. *
  2701. *****************************************************************************/
  2702. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2703. {
  2704. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2705. init_waitqueue_head(&priv->wait_command_queue);
  2706. INIT_WORK(&priv->restart, iwl_bg_restart);
  2707. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2708. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2709. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2710. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2711. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2712. iwl_setup_scan_deferred_work(priv);
  2713. if (priv->cfg->ops->lib->setup_deferred_work)
  2714. priv->cfg->ops->lib->setup_deferred_work(priv);
  2715. init_timer(&priv->statistics_periodic);
  2716. priv->statistics_periodic.data = (unsigned long)priv;
  2717. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2718. init_timer(&priv->ucode_trace);
  2719. priv->ucode_trace.data = (unsigned long)priv;
  2720. priv->ucode_trace.function = iwl_bg_ucode_trace;
  2721. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  2722. init_timer(&priv->monitor_recover);
  2723. priv->monitor_recover.data = (unsigned long)priv;
  2724. priv->monitor_recover.function =
  2725. priv->cfg->ops->lib->recover_from_tx_stall;
  2726. }
  2727. if (!priv->cfg->use_isr_legacy)
  2728. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2729. iwl_irq_tasklet, (unsigned long)priv);
  2730. else
  2731. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2732. iwl_irq_tasklet_legacy, (unsigned long)priv);
  2733. }
  2734. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2735. {
  2736. if (priv->cfg->ops->lib->cancel_deferred_work)
  2737. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2738. cancel_delayed_work_sync(&priv->init_alive_start);
  2739. cancel_delayed_work(&priv->scan_check);
  2740. cancel_work_sync(&priv->start_internal_scan);
  2741. cancel_delayed_work(&priv->alive_start);
  2742. cancel_work_sync(&priv->beacon_update);
  2743. del_timer_sync(&priv->statistics_periodic);
  2744. del_timer_sync(&priv->ucode_trace);
  2745. if (priv->cfg->ops->lib->recover_from_tx_stall)
  2746. del_timer_sync(&priv->monitor_recover);
  2747. }
  2748. static void iwl_init_hw_rates(struct iwl_priv *priv,
  2749. struct ieee80211_rate *rates)
  2750. {
  2751. int i;
  2752. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  2753. rates[i].bitrate = iwl_rates[i].ieee * 5;
  2754. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  2755. rates[i].hw_value_short = i;
  2756. rates[i].flags = 0;
  2757. if ((i >= IWL_FIRST_CCK_RATE) && (i <= IWL_LAST_CCK_RATE)) {
  2758. /*
  2759. * If CCK != 1M then set short preamble rate flag.
  2760. */
  2761. rates[i].flags |=
  2762. (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ?
  2763. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  2764. }
  2765. }
  2766. }
  2767. static int iwl_init_drv(struct iwl_priv *priv)
  2768. {
  2769. int ret;
  2770. priv->ibss_beacon = NULL;
  2771. spin_lock_init(&priv->sta_lock);
  2772. spin_lock_init(&priv->hcmd_lock);
  2773. INIT_LIST_HEAD(&priv->free_frames);
  2774. mutex_init(&priv->mutex);
  2775. mutex_init(&priv->sync_cmd_mutex);
  2776. priv->ieee_channels = NULL;
  2777. priv->ieee_rates = NULL;
  2778. priv->band = IEEE80211_BAND_2GHZ;
  2779. priv->iw_mode = NL80211_IFTYPE_STATION;
  2780. priv->current_ht_config.smps = IEEE80211_SMPS_STATIC;
  2781. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  2782. priv->_agn.agg_tids_count = 0;
  2783. /* initialize force reset */
  2784. priv->force_reset[IWL_RF_RESET].reset_duration =
  2785. IWL_DELAY_NEXT_FORCE_RF_RESET;
  2786. priv->force_reset[IWL_FW_RESET].reset_duration =
  2787. IWL_DELAY_NEXT_FORCE_FW_RELOAD;
  2788. /* Choose which receivers/antennas to use */
  2789. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2790. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2791. iwl_init_scan_params(priv);
  2792. /* Set the tx_power_user_lmt to the lowest power level
  2793. * this value will get overwritten by channel max power avg
  2794. * from eeprom */
  2795. priv->tx_power_user_lmt = IWLAGN_TX_POWER_TARGET_POWER_MIN;
  2796. ret = iwl_init_channel_map(priv);
  2797. if (ret) {
  2798. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  2799. goto err;
  2800. }
  2801. ret = iwlcore_init_geos(priv);
  2802. if (ret) {
  2803. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  2804. goto err_free_channel_map;
  2805. }
  2806. iwl_init_hw_rates(priv, priv->ieee_rates);
  2807. return 0;
  2808. err_free_channel_map:
  2809. iwl_free_channel_map(priv);
  2810. err:
  2811. return ret;
  2812. }
  2813. static void iwl_uninit_drv(struct iwl_priv *priv)
  2814. {
  2815. iwl_calib_free_results(priv);
  2816. iwlcore_free_geos(priv);
  2817. iwl_free_channel_map(priv);
  2818. kfree(priv->scan_cmd);
  2819. }
  2820. static struct attribute *iwl_sysfs_entries[] = {
  2821. &dev_attr_temperature.attr,
  2822. &dev_attr_tx_power.attr,
  2823. &dev_attr_rts_ht_protection.attr,
  2824. #ifdef CONFIG_IWLWIFI_DEBUG
  2825. &dev_attr_debug_level.attr,
  2826. #endif
  2827. NULL
  2828. };
  2829. static struct attribute_group iwl_attribute_group = {
  2830. .name = NULL, /* put in device directory */
  2831. .attrs = iwl_sysfs_entries,
  2832. };
  2833. static struct ieee80211_ops iwl_hw_ops = {
  2834. .tx = iwl_mac_tx,
  2835. .start = iwl_mac_start,
  2836. .stop = iwl_mac_stop,
  2837. .add_interface = iwl_mac_add_interface,
  2838. .remove_interface = iwl_mac_remove_interface,
  2839. .config = iwl_mac_config,
  2840. .configure_filter = iwl_configure_filter,
  2841. .set_key = iwl_mac_set_key,
  2842. .update_tkip_key = iwl_mac_update_tkip_key,
  2843. .conf_tx = iwl_mac_conf_tx,
  2844. .reset_tsf = iwl_mac_reset_tsf,
  2845. .bss_info_changed = iwl_bss_info_changed,
  2846. .ampdu_action = iwl_mac_ampdu_action,
  2847. .hw_scan = iwl_mac_hw_scan,
  2848. .sta_notify = iwl_mac_sta_notify,
  2849. .sta_add = iwlagn_mac_sta_add,
  2850. .sta_remove = iwl_mac_sta_remove,
  2851. };
  2852. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2853. {
  2854. int err = 0;
  2855. struct iwl_priv *priv;
  2856. struct ieee80211_hw *hw;
  2857. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  2858. unsigned long flags;
  2859. u16 pci_cmd;
  2860. /************************
  2861. * 1. Allocating HW data
  2862. ************************/
  2863. /* Disabling hardware scan means that mac80211 will perform scans
  2864. * "the hard way", rather than using device's scan. */
  2865. if (cfg->mod_params->disable_hw_scan) {
  2866. if (iwl_debug_level & IWL_DL_INFO)
  2867. dev_printk(KERN_DEBUG, &(pdev->dev),
  2868. "Disabling hw_scan\n");
  2869. iwl_hw_ops.hw_scan = NULL;
  2870. }
  2871. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  2872. if (!hw) {
  2873. err = -ENOMEM;
  2874. goto out;
  2875. }
  2876. priv = hw->priv;
  2877. /* At this point both hw and priv are allocated. */
  2878. SET_IEEE80211_DEV(hw, &pdev->dev);
  2879. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2880. priv->cfg = cfg;
  2881. priv->pci_dev = pdev;
  2882. priv->inta_mask = CSR_INI_SET_MASK;
  2883. #ifdef CONFIG_IWLWIFI_DEBUG
  2884. atomic_set(&priv->restrict_refcnt, 0);
  2885. #endif
  2886. if (iwl_alloc_traffic_mem(priv))
  2887. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  2888. /**************************
  2889. * 2. Initializing PCI bus
  2890. **************************/
  2891. if (pci_enable_device(pdev)) {
  2892. err = -ENODEV;
  2893. goto out_ieee80211_free_hw;
  2894. }
  2895. pci_set_master(pdev);
  2896. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  2897. if (!err)
  2898. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  2899. if (err) {
  2900. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2901. if (!err)
  2902. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2903. /* both attempts failed: */
  2904. if (err) {
  2905. IWL_WARN(priv, "No suitable DMA available.\n");
  2906. goto out_pci_disable_device;
  2907. }
  2908. }
  2909. err = pci_request_regions(pdev, DRV_NAME);
  2910. if (err)
  2911. goto out_pci_disable_device;
  2912. pci_set_drvdata(pdev, priv);
  2913. /***********************
  2914. * 3. Read REV register
  2915. ***********************/
  2916. priv->hw_base = pci_iomap(pdev, 0, 0);
  2917. if (!priv->hw_base) {
  2918. err = -ENODEV;
  2919. goto out_pci_release_regions;
  2920. }
  2921. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  2922. (unsigned long long) pci_resource_len(pdev, 0));
  2923. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  2924. /* these spin locks will be used in apm_ops.init and EEPROM access
  2925. * we should init now
  2926. */
  2927. spin_lock_init(&priv->reg_lock);
  2928. spin_lock_init(&priv->lock);
  2929. /*
  2930. * stop and reset the on-board processor just in case it is in a
  2931. * strange state ... like being left stranded by a primary kernel
  2932. * and this is now the kdump kernel trying to start up
  2933. */
  2934. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2935. iwl_hw_detect(priv);
  2936. IWL_INFO(priv, "Detected %s, REV=0x%X\n",
  2937. priv->cfg->name, priv->hw_rev);
  2938. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  2939. * PCI Tx retries from interfering with C3 CPU state */
  2940. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  2941. iwl_prepare_card_hw(priv);
  2942. if (!priv->hw_ready) {
  2943. IWL_WARN(priv, "Failed, HW not ready\n");
  2944. goto out_iounmap;
  2945. }
  2946. /*****************
  2947. * 4. Read EEPROM
  2948. *****************/
  2949. /* Read the EEPROM */
  2950. err = iwl_eeprom_init(priv);
  2951. if (err) {
  2952. IWL_ERR(priv, "Unable to init EEPROM\n");
  2953. goto out_iounmap;
  2954. }
  2955. err = iwl_eeprom_check_version(priv);
  2956. if (err)
  2957. goto out_free_eeprom;
  2958. /* extract MAC Address */
  2959. iwl_eeprom_get_mac(priv, priv->mac_addr);
  2960. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  2961. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  2962. /************************
  2963. * 5. Setup HW constants
  2964. ************************/
  2965. if (iwl_set_hw_params(priv)) {
  2966. IWL_ERR(priv, "failed to set hw parameters\n");
  2967. goto out_free_eeprom;
  2968. }
  2969. /*******************
  2970. * 6. Setup priv
  2971. *******************/
  2972. err = iwl_init_drv(priv);
  2973. if (err)
  2974. goto out_free_eeprom;
  2975. /* At this point both hw and priv are initialized. */
  2976. /********************
  2977. * 7. Setup services
  2978. ********************/
  2979. spin_lock_irqsave(&priv->lock, flags);
  2980. iwl_disable_interrupts(priv);
  2981. spin_unlock_irqrestore(&priv->lock, flags);
  2982. pci_enable_msi(priv->pci_dev);
  2983. iwl_alloc_isr_ict(priv);
  2984. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  2985. IRQF_SHARED, DRV_NAME, priv);
  2986. if (err) {
  2987. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  2988. goto out_disable_msi;
  2989. }
  2990. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  2991. if (err) {
  2992. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  2993. goto out_free_irq;
  2994. }
  2995. iwl_setup_deferred_work(priv);
  2996. iwl_setup_rx_handlers(priv);
  2997. /*********************************************
  2998. * 8. Enable interrupts and read RFKILL state
  2999. *********************************************/
  3000. /* enable interrupts if needed: hw bug w/a */
  3001. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  3002. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  3003. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  3004. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  3005. }
  3006. iwl_enable_interrupts(priv);
  3007. /* If platform's RF_KILL switch is NOT set to KILL */
  3008. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  3009. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3010. else
  3011. set_bit(STATUS_RF_KILL_HW, &priv->status);
  3012. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  3013. test_bit(STATUS_RF_KILL_HW, &priv->status));
  3014. iwl_power_initialize(priv);
  3015. iwl_tt_initialize(priv);
  3016. init_completion(&priv->_agn.firmware_loading_complete);
  3017. err = iwl_request_firmware(priv, true);
  3018. if (err)
  3019. goto out_remove_sysfs;
  3020. return 0;
  3021. out_remove_sysfs:
  3022. destroy_workqueue(priv->workqueue);
  3023. priv->workqueue = NULL;
  3024. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3025. out_free_irq:
  3026. free_irq(priv->pci_dev->irq, priv);
  3027. iwl_free_isr_ict(priv);
  3028. out_disable_msi:
  3029. pci_disable_msi(priv->pci_dev);
  3030. iwl_uninit_drv(priv);
  3031. out_free_eeprom:
  3032. iwl_eeprom_free(priv);
  3033. out_iounmap:
  3034. pci_iounmap(pdev, priv->hw_base);
  3035. out_pci_release_regions:
  3036. pci_set_drvdata(pdev, NULL);
  3037. pci_release_regions(pdev);
  3038. out_pci_disable_device:
  3039. pci_disable_device(pdev);
  3040. out_ieee80211_free_hw:
  3041. iwl_free_traffic_mem(priv);
  3042. ieee80211_free_hw(priv->hw);
  3043. out:
  3044. return err;
  3045. }
  3046. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  3047. {
  3048. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3049. unsigned long flags;
  3050. if (!priv)
  3051. return;
  3052. wait_for_completion(&priv->_agn.firmware_loading_complete);
  3053. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3054. iwl_dbgfs_unregister(priv);
  3055. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3056. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  3057. * to be called and iwl_down since we are removing the device
  3058. * we need to set STATUS_EXIT_PENDING bit.
  3059. */
  3060. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3061. if (priv->mac80211_registered) {
  3062. ieee80211_unregister_hw(priv->hw);
  3063. priv->mac80211_registered = 0;
  3064. } else {
  3065. iwl_down(priv);
  3066. }
  3067. /*
  3068. * Make sure device is reset to low power before unloading driver.
  3069. * This may be redundant with iwl_down(), but there are paths to
  3070. * run iwl_down() without calling apm_ops.stop(), and there are
  3071. * paths to avoid running iwl_down() at all before leaving driver.
  3072. * This (inexpensive) call *makes sure* device is reset.
  3073. */
  3074. priv->cfg->ops->lib->apm_ops.stop(priv);
  3075. iwl_tt_exit(priv);
  3076. /* make sure we flush any pending irq or
  3077. * tasklet for the driver
  3078. */
  3079. spin_lock_irqsave(&priv->lock, flags);
  3080. iwl_disable_interrupts(priv);
  3081. spin_unlock_irqrestore(&priv->lock, flags);
  3082. iwl_synchronize_irq(priv);
  3083. iwl_dealloc_ucode_pci(priv);
  3084. if (priv->rxq.bd)
  3085. iwlagn_rx_queue_free(priv, &priv->rxq);
  3086. iwlagn_hw_txq_ctx_free(priv);
  3087. iwl_eeprom_free(priv);
  3088. /*netif_stop_queue(dev); */
  3089. flush_workqueue(priv->workqueue);
  3090. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3091. * priv->workqueue... so we can't take down the workqueue
  3092. * until now... */
  3093. destroy_workqueue(priv->workqueue);
  3094. priv->workqueue = NULL;
  3095. iwl_free_traffic_mem(priv);
  3096. free_irq(priv->pci_dev->irq, priv);
  3097. pci_disable_msi(priv->pci_dev);
  3098. pci_iounmap(pdev, priv->hw_base);
  3099. pci_release_regions(pdev);
  3100. pci_disable_device(pdev);
  3101. pci_set_drvdata(pdev, NULL);
  3102. iwl_uninit_drv(priv);
  3103. iwl_free_isr_ict(priv);
  3104. if (priv->ibss_beacon)
  3105. dev_kfree_skb(priv->ibss_beacon);
  3106. ieee80211_free_hw(priv->hw);
  3107. }
  3108. /*****************************************************************************
  3109. *
  3110. * driver and module entry point
  3111. *
  3112. *****************************************************************************/
  3113. /* Hardware specific file defines the PCI IDs table for that hardware module */
  3114. static DEFINE_PCI_DEVICE_TABLE(iwl_hw_card_ids) = {
  3115. #ifdef CONFIG_IWL4965
  3116. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  3117. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  3118. #endif /* CONFIG_IWL4965 */
  3119. #ifdef CONFIG_IWL5000
  3120. /* 5100 Series WiFi */
  3121. {IWL_PCI_DEVICE(0x4232, 0x1201, iwl5100_agn_cfg)}, /* Mini Card */
  3122. {IWL_PCI_DEVICE(0x4232, 0x1301, iwl5100_agn_cfg)}, /* Half Mini Card */
  3123. {IWL_PCI_DEVICE(0x4232, 0x1204, iwl5100_agn_cfg)}, /* Mini Card */
  3124. {IWL_PCI_DEVICE(0x4232, 0x1304, iwl5100_agn_cfg)}, /* Half Mini Card */
  3125. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bgn_cfg)}, /* Mini Card */
  3126. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3127. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)}, /* Mini Card */
  3128. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)}, /* Half Mini Card */
  3129. {IWL_PCI_DEVICE(0x4232, 0x1221, iwl5100_agn_cfg)}, /* Mini Card */
  3130. {IWL_PCI_DEVICE(0x4232, 0x1321, iwl5100_agn_cfg)}, /* Half Mini Card */
  3131. {IWL_PCI_DEVICE(0x4232, 0x1224, iwl5100_agn_cfg)}, /* Mini Card */
  3132. {IWL_PCI_DEVICE(0x4232, 0x1324, iwl5100_agn_cfg)}, /* Half Mini Card */
  3133. {IWL_PCI_DEVICE(0x4232, 0x1225, iwl5100_bgn_cfg)}, /* Mini Card */
  3134. {IWL_PCI_DEVICE(0x4232, 0x1325, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3135. {IWL_PCI_DEVICE(0x4232, 0x1226, iwl5100_abg_cfg)}, /* Mini Card */
  3136. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)}, /* Half Mini Card */
  3137. {IWL_PCI_DEVICE(0x4237, 0x1211, iwl5100_agn_cfg)}, /* Mini Card */
  3138. {IWL_PCI_DEVICE(0x4237, 0x1311, iwl5100_agn_cfg)}, /* Half Mini Card */
  3139. {IWL_PCI_DEVICE(0x4237, 0x1214, iwl5100_agn_cfg)}, /* Mini Card */
  3140. {IWL_PCI_DEVICE(0x4237, 0x1314, iwl5100_agn_cfg)}, /* Half Mini Card */
  3141. {IWL_PCI_DEVICE(0x4237, 0x1215, iwl5100_bgn_cfg)}, /* Mini Card */
  3142. {IWL_PCI_DEVICE(0x4237, 0x1315, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3143. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)}, /* Mini Card */
  3144. {IWL_PCI_DEVICE(0x4237, 0x1316, iwl5100_abg_cfg)}, /* Half Mini Card */
  3145. /* 5300 Series WiFi */
  3146. {IWL_PCI_DEVICE(0x4235, 0x1021, iwl5300_agn_cfg)}, /* Mini Card */
  3147. {IWL_PCI_DEVICE(0x4235, 0x1121, iwl5300_agn_cfg)}, /* Half Mini Card */
  3148. {IWL_PCI_DEVICE(0x4235, 0x1024, iwl5300_agn_cfg)}, /* Mini Card */
  3149. {IWL_PCI_DEVICE(0x4235, 0x1124, iwl5300_agn_cfg)}, /* Half Mini Card */
  3150. {IWL_PCI_DEVICE(0x4235, 0x1001, iwl5300_agn_cfg)}, /* Mini Card */
  3151. {IWL_PCI_DEVICE(0x4235, 0x1101, iwl5300_agn_cfg)}, /* Half Mini Card */
  3152. {IWL_PCI_DEVICE(0x4235, 0x1004, iwl5300_agn_cfg)}, /* Mini Card */
  3153. {IWL_PCI_DEVICE(0x4235, 0x1104, iwl5300_agn_cfg)}, /* Half Mini Card */
  3154. {IWL_PCI_DEVICE(0x4236, 0x1011, iwl5300_agn_cfg)}, /* Mini Card */
  3155. {IWL_PCI_DEVICE(0x4236, 0x1111, iwl5300_agn_cfg)}, /* Half Mini Card */
  3156. {IWL_PCI_DEVICE(0x4236, 0x1014, iwl5300_agn_cfg)}, /* Mini Card */
  3157. {IWL_PCI_DEVICE(0x4236, 0x1114, iwl5300_agn_cfg)}, /* Half Mini Card */
  3158. /* 5350 Series WiFi/WiMax */
  3159. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)}, /* Mini Card */
  3160. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)}, /* Mini Card */
  3161. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)}, /* Mini Card */
  3162. /* 5150 Series Wifi/WiMax */
  3163. {IWL_PCI_DEVICE(0x423C, 0x1201, iwl5150_agn_cfg)}, /* Mini Card */
  3164. {IWL_PCI_DEVICE(0x423C, 0x1301, iwl5150_agn_cfg)}, /* Half Mini Card */
  3165. {IWL_PCI_DEVICE(0x423C, 0x1206, iwl5150_abg_cfg)}, /* Mini Card */
  3166. {IWL_PCI_DEVICE(0x423C, 0x1306, iwl5150_abg_cfg)}, /* Half Mini Card */
  3167. {IWL_PCI_DEVICE(0x423C, 0x1221, iwl5150_agn_cfg)}, /* Mini Card */
  3168. {IWL_PCI_DEVICE(0x423C, 0x1321, iwl5150_agn_cfg)}, /* Half Mini Card */
  3169. {IWL_PCI_DEVICE(0x423D, 0x1211, iwl5150_agn_cfg)}, /* Mini Card */
  3170. {IWL_PCI_DEVICE(0x423D, 0x1311, iwl5150_agn_cfg)}, /* Half Mini Card */
  3171. {IWL_PCI_DEVICE(0x423D, 0x1216, iwl5150_abg_cfg)}, /* Mini Card */
  3172. {IWL_PCI_DEVICE(0x423D, 0x1316, iwl5150_abg_cfg)}, /* Half Mini Card */
  3173. /* 6x00 Series */
  3174. {IWL_PCI_DEVICE(0x422B, 0x1101, iwl6000_3agn_cfg)},
  3175. {IWL_PCI_DEVICE(0x422B, 0x1121, iwl6000_3agn_cfg)},
  3176. {IWL_PCI_DEVICE(0x422C, 0x1301, iwl6000i_2agn_cfg)},
  3177. {IWL_PCI_DEVICE(0x422C, 0x1306, iwl6000i_2abg_cfg)},
  3178. {IWL_PCI_DEVICE(0x422C, 0x1307, iwl6000i_2bg_cfg)},
  3179. {IWL_PCI_DEVICE(0x422C, 0x1321, iwl6000i_2agn_cfg)},
  3180. {IWL_PCI_DEVICE(0x422C, 0x1326, iwl6000i_2abg_cfg)},
  3181. {IWL_PCI_DEVICE(0x4238, 0x1111, iwl6000_3agn_cfg)},
  3182. {IWL_PCI_DEVICE(0x4239, 0x1311, iwl6000i_2agn_cfg)},
  3183. {IWL_PCI_DEVICE(0x4239, 0x1316, iwl6000i_2abg_cfg)},
  3184. /* 6x00 Series Gen2a */
  3185. {IWL_PCI_DEVICE(0x0082, 0x1201, iwl6000g2a_2agn_cfg)},
  3186. {IWL_PCI_DEVICE(0x0085, 0x1211, iwl6000g2a_2agn_cfg)},
  3187. {IWL_PCI_DEVICE(0x0082, 0x1221, iwl6000g2a_2agn_cfg)},
  3188. /* 6x50 WiFi/WiMax Series */
  3189. {IWL_PCI_DEVICE(0x0087, 0x1301, iwl6050_2agn_cfg)},
  3190. {IWL_PCI_DEVICE(0x0087, 0x1306, iwl6050_2abg_cfg)},
  3191. {IWL_PCI_DEVICE(0x0087, 0x1321, iwl6050_2agn_cfg)},
  3192. {IWL_PCI_DEVICE(0x0087, 0x1326, iwl6050_2abg_cfg)},
  3193. {IWL_PCI_DEVICE(0x0089, 0x1311, iwl6050_2agn_cfg)},
  3194. {IWL_PCI_DEVICE(0x0089, 0x1316, iwl6050_2abg_cfg)},
  3195. /* 1000 Series WiFi */
  3196. {IWL_PCI_DEVICE(0x0083, 0x1205, iwl1000_bgn_cfg)},
  3197. {IWL_PCI_DEVICE(0x0083, 0x1305, iwl1000_bgn_cfg)},
  3198. {IWL_PCI_DEVICE(0x0083, 0x1225, iwl1000_bgn_cfg)},
  3199. {IWL_PCI_DEVICE(0x0083, 0x1325, iwl1000_bgn_cfg)},
  3200. {IWL_PCI_DEVICE(0x0084, 0x1215, iwl1000_bgn_cfg)},
  3201. {IWL_PCI_DEVICE(0x0084, 0x1315, iwl1000_bgn_cfg)},
  3202. {IWL_PCI_DEVICE(0x0083, 0x1206, iwl1000_bg_cfg)},
  3203. {IWL_PCI_DEVICE(0x0083, 0x1306, iwl1000_bg_cfg)},
  3204. {IWL_PCI_DEVICE(0x0083, 0x1226, iwl1000_bg_cfg)},
  3205. {IWL_PCI_DEVICE(0x0083, 0x1326, iwl1000_bg_cfg)},
  3206. {IWL_PCI_DEVICE(0x0084, 0x1216, iwl1000_bg_cfg)},
  3207. {IWL_PCI_DEVICE(0x0084, 0x1316, iwl1000_bg_cfg)},
  3208. #endif /* CONFIG_IWL5000 */
  3209. {0}
  3210. };
  3211. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  3212. static struct pci_driver iwl_driver = {
  3213. .name = DRV_NAME,
  3214. .id_table = iwl_hw_card_ids,
  3215. .probe = iwl_pci_probe,
  3216. .remove = __devexit_p(iwl_pci_remove),
  3217. #ifdef CONFIG_PM
  3218. .suspend = iwl_pci_suspend,
  3219. .resume = iwl_pci_resume,
  3220. #endif
  3221. };
  3222. static int __init iwl_init(void)
  3223. {
  3224. int ret;
  3225. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3226. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3227. ret = iwlagn_rate_control_register();
  3228. if (ret) {
  3229. printk(KERN_ERR DRV_NAME
  3230. "Unable to register rate control algorithm: %d\n", ret);
  3231. return ret;
  3232. }
  3233. ret = pci_register_driver(&iwl_driver);
  3234. if (ret) {
  3235. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3236. goto error_register;
  3237. }
  3238. return ret;
  3239. error_register:
  3240. iwlagn_rate_control_unregister();
  3241. return ret;
  3242. }
  3243. static void __exit iwl_exit(void)
  3244. {
  3245. pci_unregister_driver(&iwl_driver);
  3246. iwlagn_rate_control_unregister();
  3247. }
  3248. module_exit(iwl_exit);
  3249. module_init(iwl_init);
  3250. #ifdef CONFIG_IWLWIFI_DEBUG
  3251. module_param_named(debug50, iwl_debug_level, uint, S_IRUGO);
  3252. MODULE_PARM_DESC(debug50, "50XX debug output mask (deprecated)");
  3253. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3254. MODULE_PARM_DESC(debug, "debug output mask");
  3255. #endif
  3256. module_param_named(swcrypto50, iwlagn_mod_params.sw_crypto, bool, S_IRUGO);
  3257. MODULE_PARM_DESC(swcrypto50,
  3258. "using crypto in software (default 0 [hardware]) (deprecated)");
  3259. module_param_named(swcrypto, iwlagn_mod_params.sw_crypto, int, S_IRUGO);
  3260. MODULE_PARM_DESC(swcrypto, "using crypto in software (default 0 [hardware])");
  3261. module_param_named(queues_num50,
  3262. iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3263. MODULE_PARM_DESC(queues_num50,
  3264. "number of hw queues in 50xx series (deprecated)");
  3265. module_param_named(queues_num, iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3266. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  3267. module_param_named(11n_disable50, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3268. MODULE_PARM_DESC(11n_disable50, "disable 50XX 11n functionality (deprecated)");
  3269. module_param_named(11n_disable, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3270. MODULE_PARM_DESC(11n_disable, "disable 11n functionality");
  3271. module_param_named(amsdu_size_8K50, iwlagn_mod_params.amsdu_size_8K,
  3272. int, S_IRUGO);
  3273. MODULE_PARM_DESC(amsdu_size_8K50,
  3274. "enable 8K amsdu size in 50XX series (deprecated)");
  3275. module_param_named(amsdu_size_8K, iwlagn_mod_params.amsdu_size_8K,
  3276. int, S_IRUGO);
  3277. MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size");
  3278. module_param_named(fw_restart50, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3279. MODULE_PARM_DESC(fw_restart50,
  3280. "restart firmware in case of error (deprecated)");
  3281. module_param_named(fw_restart, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3282. MODULE_PARM_DESC(fw_restart, "restart firmware in case of error");
  3283. module_param_named(
  3284. disable_hw_scan, iwlagn_mod_params.disable_hw_scan, int, S_IRUGO);
  3285. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");