omap_hwmod.c 96 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461
  1. /*
  2. * omap_hwmod implementation for OMAP2/3/4
  3. *
  4. * Copyright (C) 2009-2011 Nokia Corporation
  5. * Copyright (C) 2011-2012 Texas Instruments, Inc.
  6. *
  7. * Paul Walmsley, Benoît Cousson, Kevin Hilman
  8. *
  9. * Created in collaboration with (alphabetical order): Thara Gopinath,
  10. * Tony Lindgren, Rajendra Nayak, Vikram Pandita, Sakari Poussa, Anand
  11. * Sawant, Santosh Shilimkar, Richard Woodruff
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License version 2 as
  15. * published by the Free Software Foundation.
  16. *
  17. * Introduction
  18. * ------------
  19. * One way to view an OMAP SoC is as a collection of largely unrelated
  20. * IP blocks connected by interconnects. The IP blocks include
  21. * devices such as ARM processors, audio serial interfaces, UARTs,
  22. * etc. Some of these devices, like the DSP, are created by TI;
  23. * others, like the SGX, largely originate from external vendors. In
  24. * TI's documentation, on-chip devices are referred to as "OMAP
  25. * modules." Some of these IP blocks are identical across several
  26. * OMAP versions. Others are revised frequently.
  27. *
  28. * These OMAP modules are tied together by various interconnects.
  29. * Most of the address and data flow between modules is via OCP-based
  30. * interconnects such as the L3 and L4 buses; but there are other
  31. * interconnects that distribute the hardware clock tree, handle idle
  32. * and reset signaling, supply power, and connect the modules to
  33. * various pads or balls on the OMAP package.
  34. *
  35. * OMAP hwmod provides a consistent way to describe the on-chip
  36. * hardware blocks and their integration into the rest of the chip.
  37. * This description can be automatically generated from the TI
  38. * hardware database. OMAP hwmod provides a standard, consistent API
  39. * to reset, enable, idle, and disable these hardware blocks. And
  40. * hwmod provides a way for other core code, such as the Linux device
  41. * code or the OMAP power management and address space mapping code,
  42. * to query the hardware database.
  43. *
  44. * Using hwmod
  45. * -----------
  46. * Drivers won't call hwmod functions directly. That is done by the
  47. * omap_device code, and in rare occasions, by custom integration code
  48. * in arch/arm/ *omap*. The omap_device code includes functions to
  49. * build a struct platform_device using omap_hwmod data, and that is
  50. * currently how hwmod data is communicated to drivers and to the
  51. * Linux driver model. Most drivers will call omap_hwmod functions only
  52. * indirectly, via pm_runtime*() functions.
  53. *
  54. * From a layering perspective, here is where the OMAP hwmod code
  55. * fits into the kernel software stack:
  56. *
  57. * +-------------------------------+
  58. * | Device driver code |
  59. * | (e.g., drivers/) |
  60. * +-------------------------------+
  61. * | Linux driver model |
  62. * | (platform_device / |
  63. * | platform_driver data/code) |
  64. * +-------------------------------+
  65. * | OMAP core-driver integration |
  66. * |(arch/arm/mach-omap2/devices.c)|
  67. * +-------------------------------+
  68. * | omap_device code |
  69. * | (../plat-omap/omap_device.c) |
  70. * +-------------------------------+
  71. * ----> | omap_hwmod code/data | <-----
  72. * | (../mach-omap2/omap_hwmod*) |
  73. * +-------------------------------+
  74. * | OMAP clock/PRCM/register fns |
  75. * | (__raw_{read,write}l, clk*) |
  76. * +-------------------------------+
  77. *
  78. * Device drivers should not contain any OMAP-specific code or data in
  79. * them. They should only contain code to operate the IP block that
  80. * the driver is responsible for. This is because these IP blocks can
  81. * also appear in other SoCs, either from TI (such as DaVinci) or from
  82. * other manufacturers; and drivers should be reusable across other
  83. * platforms.
  84. *
  85. * The OMAP hwmod code also will attempt to reset and idle all on-chip
  86. * devices upon boot. The goal here is for the kernel to be
  87. * completely self-reliant and independent from bootloaders. This is
  88. * to ensure a repeatable configuration, both to ensure consistent
  89. * runtime behavior, and to make it easier for others to reproduce
  90. * bugs.
  91. *
  92. * OMAP module activity states
  93. * ---------------------------
  94. * The hwmod code considers modules to be in one of several activity
  95. * states. IP blocks start out in an UNKNOWN state, then once they
  96. * are registered via the hwmod code, proceed to the REGISTERED state.
  97. * Once their clock names are resolved to clock pointers, the module
  98. * enters the CLKS_INITED state; and finally, once the module has been
  99. * reset and the integration registers programmed, the INITIALIZED state
  100. * is entered. The hwmod code will then place the module into either
  101. * the IDLE state to save power, or in the case of a critical system
  102. * module, the ENABLED state.
  103. *
  104. * OMAP core integration code can then call omap_hwmod*() functions
  105. * directly to move the module between the IDLE, ENABLED, and DISABLED
  106. * states, as needed. This is done during both the PM idle loop, and
  107. * in the OMAP core integration code's implementation of the PM runtime
  108. * functions.
  109. *
  110. * References
  111. * ----------
  112. * This is a partial list.
  113. * - OMAP2420 Multimedia Processor Silicon Revision 2.1.1, 2.2 (SWPU064)
  114. * - OMAP2430 Multimedia Device POP Silicon Revision 2.1 (SWPU090)
  115. * - OMAP34xx Multimedia Device Silicon Revision 3.1 (SWPU108)
  116. * - OMAP4430 Multimedia Device Silicon Revision 1.0 (SWPU140)
  117. * - Open Core Protocol Specification 2.2
  118. *
  119. * To do:
  120. * - handle IO mapping
  121. * - bus throughput & module latency measurement code
  122. *
  123. * XXX add tests at the beginning of each function to ensure the hwmod is
  124. * in the appropriate state
  125. * XXX error return values should be checked to ensure that they are
  126. * appropriate
  127. */
  128. #undef DEBUG
  129. #include <linux/kernel.h>
  130. #include <linux/errno.h>
  131. #include <linux/io.h>
  132. #include <linux/clk.h>
  133. #include <linux/delay.h>
  134. #include <linux/err.h>
  135. #include <linux/list.h>
  136. #include <linux/mutex.h>
  137. #include <linux/spinlock.h>
  138. #include <linux/slab.h>
  139. #include <linux/bootmem.h>
  140. #include "common.h"
  141. #include <plat/cpu.h>
  142. #include "clockdomain.h"
  143. #include "powerdomain.h"
  144. #include <plat/clock.h>
  145. #include <plat/omap_hwmod.h>
  146. #include <plat/prcm.h>
  147. #include "cm2xxx_3xxx.h"
  148. #include "cminst44xx.h"
  149. #include "prm2xxx_3xxx.h"
  150. #include "prm44xx.h"
  151. #include "prminst44xx.h"
  152. #include "mux.h"
  153. /* Maximum microseconds to wait for OMAP module to softreset */
  154. #define MAX_MODULE_SOFTRESET_WAIT 10000
  155. /* Name of the OMAP hwmod for the MPU */
  156. #define MPU_INITIATOR_NAME "mpu"
  157. /*
  158. * Number of struct omap_hwmod_link records per struct
  159. * omap_hwmod_ocp_if record (master->slave and slave->master)
  160. */
  161. #define LINKS_PER_OCP_IF 2
  162. /* omap_hwmod_list contains all registered struct omap_hwmods */
  163. static LIST_HEAD(omap_hwmod_list);
  164. /* mpu_oh: used to add/remove MPU initiator from sleepdep list */
  165. static struct omap_hwmod *mpu_oh;
  166. /*
  167. * link_registration: set to true if hwmod interfaces are being registered
  168. * directly; set to false if hwmods are being registered directly
  169. */
  170. static bool link_registration;
  171. /*
  172. * linkspace: ptr to a buffer that struct omap_hwmod_link records are
  173. * allocated from - used to reduce the number of small memory
  174. * allocations, which has a significant impact on performance
  175. */
  176. static struct omap_hwmod_link *linkspace;
  177. /*
  178. * free_ls, max_ls: array indexes into linkspace; representing the
  179. * next free struct omap_hwmod_link index, and the maximum number of
  180. * struct omap_hwmod_link records allocated (respectively)
  181. */
  182. static unsigned short free_ls, max_ls, ls_supp;
  183. /* Private functions */
  184. /**
  185. * _fetch_next_ocp_if - return next OCP interface in an array or list
  186. * @p: ptr to a ptr to the list_head inside the ocp_if to return
  187. * @old: ptr to an array of struct omap_hwmod_ocp_if records
  188. * @i: pointer to the index into the @old array
  189. *
  190. * Return a pointer to the next struct omap_hwmod_ocp_if record in a
  191. * sequence. If hwmods are being registered directly, then return a
  192. * struct omap_hwmod_ocp_if record corresponding to the element index
  193. * pointed to by @i in the
  194. * @old array. Otherwise, return a pointer to the struct
  195. * omap_hwmod_ocp_if record containing the struct list_head record pointed
  196. * to by @p, and set the pointer pointed to by @p to point to the next
  197. * struct list_head record in the list.
  198. */
  199. static struct omap_hwmod_ocp_if *_fetch_next_ocp_if(struct list_head **p,
  200. struct omap_hwmod_ocp_if **old,
  201. int *i)
  202. {
  203. struct omap_hwmod_ocp_if *oi;
  204. if (!link_registration) {
  205. oi = old[*i];
  206. } else {
  207. oi = list_entry(*p, struct omap_hwmod_link, node)->ocp_if;
  208. *p = (*p)->next;
  209. }
  210. *i = *i + 1;
  211. return oi;
  212. }
  213. /**
  214. * _update_sysc_cache - return the module OCP_SYSCONFIG register, keep copy
  215. * @oh: struct omap_hwmod *
  216. *
  217. * Load the current value of the hwmod OCP_SYSCONFIG register into the
  218. * struct omap_hwmod for later use. Returns -EINVAL if the hwmod has no
  219. * OCP_SYSCONFIG register or 0 upon success.
  220. */
  221. static int _update_sysc_cache(struct omap_hwmod *oh)
  222. {
  223. if (!oh->class->sysc) {
  224. WARN(1, "omap_hwmod: %s: cannot read OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name);
  225. return -EINVAL;
  226. }
  227. /* XXX ensure module interface clock is up */
  228. oh->_sysc_cache = omap_hwmod_read(oh, oh->class->sysc->sysc_offs);
  229. if (!(oh->class->sysc->sysc_flags & SYSC_NO_CACHE))
  230. oh->_int_flags |= _HWMOD_SYSCONFIG_LOADED;
  231. return 0;
  232. }
  233. /**
  234. * _write_sysconfig - write a value to the module's OCP_SYSCONFIG register
  235. * @v: OCP_SYSCONFIG value to write
  236. * @oh: struct omap_hwmod *
  237. *
  238. * Write @v into the module class' OCP_SYSCONFIG register, if it has
  239. * one. No return value.
  240. */
  241. static void _write_sysconfig(u32 v, struct omap_hwmod *oh)
  242. {
  243. if (!oh->class->sysc) {
  244. WARN(1, "omap_hwmod: %s: cannot write OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name);
  245. return;
  246. }
  247. /* XXX ensure module interface clock is up */
  248. /* Module might have lost context, always update cache and register */
  249. oh->_sysc_cache = v;
  250. omap_hwmod_write(v, oh, oh->class->sysc->sysc_offs);
  251. }
  252. /**
  253. * _set_master_standbymode: set the OCP_SYSCONFIG MIDLEMODE field in @v
  254. * @oh: struct omap_hwmod *
  255. * @standbymode: MIDLEMODE field bits
  256. * @v: pointer to register contents to modify
  257. *
  258. * Update the master standby mode bits in @v to be @standbymode for
  259. * the @oh hwmod. Does not write to the hardware. Returns -EINVAL
  260. * upon error or 0 upon success.
  261. */
  262. static int _set_master_standbymode(struct omap_hwmod *oh, u8 standbymode,
  263. u32 *v)
  264. {
  265. u32 mstandby_mask;
  266. u8 mstandby_shift;
  267. if (!oh->class->sysc ||
  268. !(oh->class->sysc->sysc_flags & SYSC_HAS_MIDLEMODE))
  269. return -EINVAL;
  270. if (!oh->class->sysc->sysc_fields) {
  271. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  272. return -EINVAL;
  273. }
  274. mstandby_shift = oh->class->sysc->sysc_fields->midle_shift;
  275. mstandby_mask = (0x3 << mstandby_shift);
  276. *v &= ~mstandby_mask;
  277. *v |= __ffs(standbymode) << mstandby_shift;
  278. return 0;
  279. }
  280. /**
  281. * _set_slave_idlemode: set the OCP_SYSCONFIG SIDLEMODE field in @v
  282. * @oh: struct omap_hwmod *
  283. * @idlemode: SIDLEMODE field bits
  284. * @v: pointer to register contents to modify
  285. *
  286. * Update the slave idle mode bits in @v to be @idlemode for the @oh
  287. * hwmod. Does not write to the hardware. Returns -EINVAL upon error
  288. * or 0 upon success.
  289. */
  290. static int _set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode, u32 *v)
  291. {
  292. u32 sidle_mask;
  293. u8 sidle_shift;
  294. if (!oh->class->sysc ||
  295. !(oh->class->sysc->sysc_flags & SYSC_HAS_SIDLEMODE))
  296. return -EINVAL;
  297. if (!oh->class->sysc->sysc_fields) {
  298. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  299. return -EINVAL;
  300. }
  301. sidle_shift = oh->class->sysc->sysc_fields->sidle_shift;
  302. sidle_mask = (0x3 << sidle_shift);
  303. *v &= ~sidle_mask;
  304. *v |= __ffs(idlemode) << sidle_shift;
  305. return 0;
  306. }
  307. /**
  308. * _set_clockactivity: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v
  309. * @oh: struct omap_hwmod *
  310. * @clockact: CLOCKACTIVITY field bits
  311. * @v: pointer to register contents to modify
  312. *
  313. * Update the clockactivity mode bits in @v to be @clockact for the
  314. * @oh hwmod. Used for additional powersaving on some modules. Does
  315. * not write to the hardware. Returns -EINVAL upon error or 0 upon
  316. * success.
  317. */
  318. static int _set_clockactivity(struct omap_hwmod *oh, u8 clockact, u32 *v)
  319. {
  320. u32 clkact_mask;
  321. u8 clkact_shift;
  322. if (!oh->class->sysc ||
  323. !(oh->class->sysc->sysc_flags & SYSC_HAS_CLOCKACTIVITY))
  324. return -EINVAL;
  325. if (!oh->class->sysc->sysc_fields) {
  326. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  327. return -EINVAL;
  328. }
  329. clkact_shift = oh->class->sysc->sysc_fields->clkact_shift;
  330. clkact_mask = (0x3 << clkact_shift);
  331. *v &= ~clkact_mask;
  332. *v |= clockact << clkact_shift;
  333. return 0;
  334. }
  335. /**
  336. * _set_softreset: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v
  337. * @oh: struct omap_hwmod *
  338. * @v: pointer to register contents to modify
  339. *
  340. * Set the SOFTRESET bit in @v for hwmod @oh. Returns -EINVAL upon
  341. * error or 0 upon success.
  342. */
  343. static int _set_softreset(struct omap_hwmod *oh, u32 *v)
  344. {
  345. u32 softrst_mask;
  346. if (!oh->class->sysc ||
  347. !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET))
  348. return -EINVAL;
  349. if (!oh->class->sysc->sysc_fields) {
  350. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  351. return -EINVAL;
  352. }
  353. softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift);
  354. *v |= softrst_mask;
  355. return 0;
  356. }
  357. /**
  358. * _set_module_autoidle: set the OCP_SYSCONFIG AUTOIDLE field in @v
  359. * @oh: struct omap_hwmod *
  360. * @autoidle: desired AUTOIDLE bitfield value (0 or 1)
  361. * @v: pointer to register contents to modify
  362. *
  363. * Update the module autoidle bit in @v to be @autoidle for the @oh
  364. * hwmod. The autoidle bit controls whether the module can gate
  365. * internal clocks automatically when it isn't doing anything; the
  366. * exact function of this bit varies on a per-module basis. This
  367. * function does not write to the hardware. Returns -EINVAL upon
  368. * error or 0 upon success.
  369. */
  370. static int _set_module_autoidle(struct omap_hwmod *oh, u8 autoidle,
  371. u32 *v)
  372. {
  373. u32 autoidle_mask;
  374. u8 autoidle_shift;
  375. if (!oh->class->sysc ||
  376. !(oh->class->sysc->sysc_flags & SYSC_HAS_AUTOIDLE))
  377. return -EINVAL;
  378. if (!oh->class->sysc->sysc_fields) {
  379. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  380. return -EINVAL;
  381. }
  382. autoidle_shift = oh->class->sysc->sysc_fields->autoidle_shift;
  383. autoidle_mask = (0x1 << autoidle_shift);
  384. *v &= ~autoidle_mask;
  385. *v |= autoidle << autoidle_shift;
  386. return 0;
  387. }
  388. /**
  389. * _set_idle_ioring_wakeup - enable/disable IO pad wakeup on hwmod idle for mux
  390. * @oh: struct omap_hwmod *
  391. * @set_wake: bool value indicating to set (true) or clear (false) wakeup enable
  392. *
  393. * Set or clear the I/O pad wakeup flag in the mux entries for the
  394. * hwmod @oh. This function changes the @oh->mux->pads_dynamic array
  395. * in memory. If the hwmod is currently idled, and the new idle
  396. * values don't match the previous ones, this function will also
  397. * update the SCM PADCTRL registers. Otherwise, if the hwmod is not
  398. * currently idled, this function won't touch the hardware: the new
  399. * mux settings are written to the SCM PADCTRL registers when the
  400. * hwmod is idled. No return value.
  401. */
  402. static void _set_idle_ioring_wakeup(struct omap_hwmod *oh, bool set_wake)
  403. {
  404. struct omap_device_pad *pad;
  405. bool change = false;
  406. u16 prev_idle;
  407. int j;
  408. if (!oh->mux || !oh->mux->enabled)
  409. return;
  410. for (j = 0; j < oh->mux->nr_pads_dynamic; j++) {
  411. pad = oh->mux->pads_dynamic[j];
  412. if (!(pad->flags & OMAP_DEVICE_PAD_WAKEUP))
  413. continue;
  414. prev_idle = pad->idle;
  415. if (set_wake)
  416. pad->idle |= OMAP_WAKEUP_EN;
  417. else
  418. pad->idle &= ~OMAP_WAKEUP_EN;
  419. if (prev_idle != pad->idle)
  420. change = true;
  421. }
  422. if (change && oh->_state == _HWMOD_STATE_IDLE)
  423. omap_hwmod_mux(oh->mux, _HWMOD_STATE_IDLE);
  424. }
  425. /**
  426. * _enable_wakeup: set OCP_SYSCONFIG.ENAWAKEUP bit in the hardware
  427. * @oh: struct omap_hwmod *
  428. *
  429. * Allow the hardware module @oh to send wakeups. Returns -EINVAL
  430. * upon error or 0 upon success.
  431. */
  432. static int _enable_wakeup(struct omap_hwmod *oh, u32 *v)
  433. {
  434. if (!oh->class->sysc ||
  435. !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) ||
  436. (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) ||
  437. (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)))
  438. return -EINVAL;
  439. if (!oh->class->sysc->sysc_fields) {
  440. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  441. return -EINVAL;
  442. }
  443. if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)
  444. *v |= 0x1 << oh->class->sysc->sysc_fields->enwkup_shift;
  445. if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP)
  446. _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
  447. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  448. _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
  449. /* XXX test pwrdm_get_wken for this hwmod's subsystem */
  450. oh->_int_flags |= _HWMOD_WAKEUP_ENABLED;
  451. return 0;
  452. }
  453. /**
  454. * _disable_wakeup: clear OCP_SYSCONFIG.ENAWAKEUP bit in the hardware
  455. * @oh: struct omap_hwmod *
  456. *
  457. * Prevent the hardware module @oh to send wakeups. Returns -EINVAL
  458. * upon error or 0 upon success.
  459. */
  460. static int _disable_wakeup(struct omap_hwmod *oh, u32 *v)
  461. {
  462. if (!oh->class->sysc ||
  463. !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) ||
  464. (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) ||
  465. (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)))
  466. return -EINVAL;
  467. if (!oh->class->sysc->sysc_fields) {
  468. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  469. return -EINVAL;
  470. }
  471. if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)
  472. *v &= ~(0x1 << oh->class->sysc->sysc_fields->enwkup_shift);
  473. if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP)
  474. _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART, v);
  475. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  476. _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
  477. /* XXX test pwrdm_get_wken for this hwmod's subsystem */
  478. oh->_int_flags &= ~_HWMOD_WAKEUP_ENABLED;
  479. return 0;
  480. }
  481. /**
  482. * _add_initiator_dep: prevent @oh from smart-idling while @init_oh is active
  483. * @oh: struct omap_hwmod *
  484. *
  485. * Prevent the hardware module @oh from entering idle while the
  486. * hardare module initiator @init_oh is active. Useful when a module
  487. * will be accessed by a particular initiator (e.g., if a module will
  488. * be accessed by the IVA, there should be a sleepdep between the IVA
  489. * initiator and the module). Only applies to modules in smart-idle
  490. * mode. If the clockdomain is marked as not needing autodeps, return
  491. * 0 without doing anything. Otherwise, returns -EINVAL upon error or
  492. * passes along clkdm_add_sleepdep() value upon success.
  493. */
  494. static int _add_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
  495. {
  496. if (!oh->_clk)
  497. return -EINVAL;
  498. if (oh->_clk->clkdm && oh->_clk->clkdm->flags & CLKDM_NO_AUTODEPS)
  499. return 0;
  500. return clkdm_add_sleepdep(oh->_clk->clkdm, init_oh->_clk->clkdm);
  501. }
  502. /**
  503. * _del_initiator_dep: allow @oh to smart-idle even if @init_oh is active
  504. * @oh: struct omap_hwmod *
  505. *
  506. * Allow the hardware module @oh to enter idle while the hardare
  507. * module initiator @init_oh is active. Useful when a module will not
  508. * be accessed by a particular initiator (e.g., if a module will not
  509. * be accessed by the IVA, there should be no sleepdep between the IVA
  510. * initiator and the module). Only applies to modules in smart-idle
  511. * mode. If the clockdomain is marked as not needing autodeps, return
  512. * 0 without doing anything. Returns -EINVAL upon error or passes
  513. * along clkdm_del_sleepdep() value upon success.
  514. */
  515. static int _del_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
  516. {
  517. if (!oh->_clk)
  518. return -EINVAL;
  519. if (oh->_clk->clkdm && oh->_clk->clkdm->flags & CLKDM_NO_AUTODEPS)
  520. return 0;
  521. return clkdm_del_sleepdep(oh->_clk->clkdm, init_oh->_clk->clkdm);
  522. }
  523. /**
  524. * _init_main_clk - get a struct clk * for the the hwmod's main functional clk
  525. * @oh: struct omap_hwmod *
  526. *
  527. * Called from _init_clocks(). Populates the @oh _clk (main
  528. * functional clock pointer) if a main_clk is present. Returns 0 on
  529. * success or -EINVAL on error.
  530. */
  531. static int _init_main_clk(struct omap_hwmod *oh)
  532. {
  533. int ret = 0;
  534. if (!oh->main_clk)
  535. return 0;
  536. oh->_clk = omap_clk_get_by_name(oh->main_clk);
  537. if (!oh->_clk) {
  538. pr_warning("omap_hwmod: %s: cannot clk_get main_clk %s\n",
  539. oh->name, oh->main_clk);
  540. return -EINVAL;
  541. }
  542. if (!oh->_clk->clkdm)
  543. pr_warning("omap_hwmod: %s: missing clockdomain for %s.\n",
  544. oh->main_clk, oh->_clk->name);
  545. return ret;
  546. }
  547. /**
  548. * _init_interface_clks - get a struct clk * for the the hwmod's interface clks
  549. * @oh: struct omap_hwmod *
  550. *
  551. * Called from _init_clocks(). Populates the @oh OCP slave interface
  552. * clock pointers. Returns 0 on success or -EINVAL on error.
  553. */
  554. static int _init_interface_clks(struct omap_hwmod *oh)
  555. {
  556. struct omap_hwmod_ocp_if *os;
  557. struct list_head *p = NULL;
  558. struct clk *c;
  559. int i = 0;
  560. int ret = 0;
  561. if (link_registration)
  562. p = oh->slave_ports.next;
  563. while (i < oh->slaves_cnt) {
  564. os = _fetch_next_ocp_if(&p, oh->slaves, &i);
  565. if (!os->clk)
  566. continue;
  567. c = omap_clk_get_by_name(os->clk);
  568. if (!c) {
  569. pr_warning("omap_hwmod: %s: cannot clk_get interface_clk %s\n",
  570. oh->name, os->clk);
  571. ret = -EINVAL;
  572. }
  573. os->_clk = c;
  574. }
  575. return ret;
  576. }
  577. /**
  578. * _init_opt_clk - get a struct clk * for the the hwmod's optional clocks
  579. * @oh: struct omap_hwmod *
  580. *
  581. * Called from _init_clocks(). Populates the @oh omap_hwmod_opt_clk
  582. * clock pointers. Returns 0 on success or -EINVAL on error.
  583. */
  584. static int _init_opt_clks(struct omap_hwmod *oh)
  585. {
  586. struct omap_hwmod_opt_clk *oc;
  587. struct clk *c;
  588. int i;
  589. int ret = 0;
  590. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++) {
  591. c = omap_clk_get_by_name(oc->clk);
  592. if (!c) {
  593. pr_warning("omap_hwmod: %s: cannot clk_get opt_clk %s\n",
  594. oh->name, oc->clk);
  595. ret = -EINVAL;
  596. }
  597. oc->_clk = c;
  598. }
  599. return ret;
  600. }
  601. /**
  602. * _enable_clocks - enable hwmod main clock and interface clocks
  603. * @oh: struct omap_hwmod *
  604. *
  605. * Enables all clocks necessary for register reads and writes to succeed
  606. * on the hwmod @oh. Returns 0.
  607. */
  608. static int _enable_clocks(struct omap_hwmod *oh)
  609. {
  610. struct omap_hwmod_ocp_if *os;
  611. struct list_head *p = NULL;
  612. int i = 0;
  613. pr_debug("omap_hwmod: %s: enabling clocks\n", oh->name);
  614. if (oh->_clk)
  615. clk_enable(oh->_clk);
  616. if (link_registration)
  617. p = oh->slave_ports.next;
  618. while (i < oh->slaves_cnt) {
  619. os = _fetch_next_ocp_if(&p, oh->slaves, &i);
  620. if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
  621. clk_enable(os->_clk);
  622. }
  623. /* The opt clocks are controlled by the device driver. */
  624. return 0;
  625. }
  626. /**
  627. * _disable_clocks - disable hwmod main clock and interface clocks
  628. * @oh: struct omap_hwmod *
  629. *
  630. * Disables the hwmod @oh main functional and interface clocks. Returns 0.
  631. */
  632. static int _disable_clocks(struct omap_hwmod *oh)
  633. {
  634. struct omap_hwmod_ocp_if *os;
  635. struct list_head *p = NULL;
  636. int i = 0;
  637. pr_debug("omap_hwmod: %s: disabling clocks\n", oh->name);
  638. if (oh->_clk)
  639. clk_disable(oh->_clk);
  640. if (link_registration)
  641. p = oh->slave_ports.next;
  642. while (i < oh->slaves_cnt) {
  643. os = _fetch_next_ocp_if(&p, oh->slaves, &i);
  644. if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
  645. clk_disable(os->_clk);
  646. }
  647. /* The opt clocks are controlled by the device driver. */
  648. return 0;
  649. }
  650. static void _enable_optional_clocks(struct omap_hwmod *oh)
  651. {
  652. struct omap_hwmod_opt_clk *oc;
  653. int i;
  654. pr_debug("omap_hwmod: %s: enabling optional clocks\n", oh->name);
  655. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
  656. if (oc->_clk) {
  657. pr_debug("omap_hwmod: enable %s:%s\n", oc->role,
  658. oc->_clk->name);
  659. clk_enable(oc->_clk);
  660. }
  661. }
  662. static void _disable_optional_clocks(struct omap_hwmod *oh)
  663. {
  664. struct omap_hwmod_opt_clk *oc;
  665. int i;
  666. pr_debug("omap_hwmod: %s: disabling optional clocks\n", oh->name);
  667. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
  668. if (oc->_clk) {
  669. pr_debug("omap_hwmod: disable %s:%s\n", oc->role,
  670. oc->_clk->name);
  671. clk_disable(oc->_clk);
  672. }
  673. }
  674. /**
  675. * _enable_module - enable CLKCTRL modulemode on OMAP4
  676. * @oh: struct omap_hwmod *
  677. *
  678. * Enables the PRCM module mode related to the hwmod @oh.
  679. * No return value.
  680. */
  681. static void _enable_module(struct omap_hwmod *oh)
  682. {
  683. /* The module mode does not exist prior OMAP4 */
  684. if (cpu_is_omap24xx() || cpu_is_omap34xx())
  685. return;
  686. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  687. return;
  688. pr_debug("omap_hwmod: %s: _enable_module: %d\n",
  689. oh->name, oh->prcm.omap4.modulemode);
  690. omap4_cminst_module_enable(oh->prcm.omap4.modulemode,
  691. oh->clkdm->prcm_partition,
  692. oh->clkdm->cm_inst,
  693. oh->clkdm->clkdm_offs,
  694. oh->prcm.omap4.clkctrl_offs);
  695. }
  696. /**
  697. * _omap4_wait_target_disable - wait for a module to be disabled on OMAP4
  698. * @oh: struct omap_hwmod *
  699. *
  700. * Wait for a module @oh to enter slave idle. Returns 0 if the module
  701. * does not have an IDLEST bit or if the module successfully enters
  702. * slave idle; otherwise, pass along the return value of the
  703. * appropriate *_cm*_wait_module_idle() function.
  704. */
  705. static int _omap4_wait_target_disable(struct omap_hwmod *oh)
  706. {
  707. if (!cpu_is_omap44xx())
  708. return 0;
  709. if (!oh)
  710. return -EINVAL;
  711. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  712. return 0;
  713. if (oh->flags & HWMOD_NO_IDLEST)
  714. return 0;
  715. return omap4_cminst_wait_module_idle(oh->clkdm->prcm_partition,
  716. oh->clkdm->cm_inst,
  717. oh->clkdm->clkdm_offs,
  718. oh->prcm.omap4.clkctrl_offs);
  719. }
  720. /**
  721. * _count_mpu_irqs - count the number of MPU IRQ lines associated with @oh
  722. * @oh: struct omap_hwmod *oh
  723. *
  724. * Count and return the number of MPU IRQs associated with the hwmod
  725. * @oh. Used to allocate struct resource data. Returns 0 if @oh is
  726. * NULL.
  727. */
  728. static int _count_mpu_irqs(struct omap_hwmod *oh)
  729. {
  730. struct omap_hwmod_irq_info *ohii;
  731. int i = 0;
  732. if (!oh || !oh->mpu_irqs)
  733. return 0;
  734. do {
  735. ohii = &oh->mpu_irqs[i++];
  736. } while (ohii->irq != -1);
  737. return i-1;
  738. }
  739. /**
  740. * _count_sdma_reqs - count the number of SDMA request lines associated with @oh
  741. * @oh: struct omap_hwmod *oh
  742. *
  743. * Count and return the number of SDMA request lines associated with
  744. * the hwmod @oh. Used to allocate struct resource data. Returns 0
  745. * if @oh is NULL.
  746. */
  747. static int _count_sdma_reqs(struct omap_hwmod *oh)
  748. {
  749. struct omap_hwmod_dma_info *ohdi;
  750. int i = 0;
  751. if (!oh || !oh->sdma_reqs)
  752. return 0;
  753. do {
  754. ohdi = &oh->sdma_reqs[i++];
  755. } while (ohdi->dma_req != -1);
  756. return i-1;
  757. }
  758. /**
  759. * _count_ocp_if_addr_spaces - count the number of address space entries for @oh
  760. * @oh: struct omap_hwmod *oh
  761. *
  762. * Count and return the number of address space ranges associated with
  763. * the hwmod @oh. Used to allocate struct resource data. Returns 0
  764. * if @oh is NULL.
  765. */
  766. static int _count_ocp_if_addr_spaces(struct omap_hwmod_ocp_if *os)
  767. {
  768. struct omap_hwmod_addr_space *mem;
  769. int i = 0;
  770. if (!os || !os->addr)
  771. return 0;
  772. do {
  773. mem = &os->addr[i++];
  774. } while (mem->pa_start != mem->pa_end);
  775. return i-1;
  776. }
  777. /**
  778. * _get_mpu_irq_by_name - fetch MPU interrupt line number by name
  779. * @oh: struct omap_hwmod * to operate on
  780. * @name: pointer to the name of the MPU interrupt number to fetch (optional)
  781. * @irq: pointer to an unsigned int to store the MPU IRQ number to
  782. *
  783. * Retrieve a MPU hardware IRQ line number named by @name associated
  784. * with the IP block pointed to by @oh. The IRQ number will be filled
  785. * into the address pointed to by @dma. When @name is non-null, the
  786. * IRQ line number associated with the named entry will be returned.
  787. * If @name is null, the first matching entry will be returned. Data
  788. * order is not meaningful in hwmod data, so callers are strongly
  789. * encouraged to use a non-null @name whenever possible to avoid
  790. * unpredictable effects if hwmod data is later added that causes data
  791. * ordering to change. Returns 0 upon success or a negative error
  792. * code upon error.
  793. */
  794. static int _get_mpu_irq_by_name(struct omap_hwmod *oh, const char *name,
  795. unsigned int *irq)
  796. {
  797. int i;
  798. bool found = false;
  799. if (!oh->mpu_irqs)
  800. return -ENOENT;
  801. i = 0;
  802. while (oh->mpu_irqs[i].irq != -1) {
  803. if (name == oh->mpu_irqs[i].name ||
  804. !strcmp(name, oh->mpu_irqs[i].name)) {
  805. found = true;
  806. break;
  807. }
  808. i++;
  809. }
  810. if (!found)
  811. return -ENOENT;
  812. *irq = oh->mpu_irqs[i].irq;
  813. return 0;
  814. }
  815. /**
  816. * _get_sdma_req_by_name - fetch SDMA request line ID by name
  817. * @oh: struct omap_hwmod * to operate on
  818. * @name: pointer to the name of the SDMA request line to fetch (optional)
  819. * @dma: pointer to an unsigned int to store the request line ID to
  820. *
  821. * Retrieve an SDMA request line ID named by @name on the IP block
  822. * pointed to by @oh. The ID will be filled into the address pointed
  823. * to by @dma. When @name is non-null, the request line ID associated
  824. * with the named entry will be returned. If @name is null, the first
  825. * matching entry will be returned. Data order is not meaningful in
  826. * hwmod data, so callers are strongly encouraged to use a non-null
  827. * @name whenever possible to avoid unpredictable effects if hwmod
  828. * data is later added that causes data ordering to change. Returns 0
  829. * upon success or a negative error code upon error.
  830. */
  831. static int _get_sdma_req_by_name(struct omap_hwmod *oh, const char *name,
  832. unsigned int *dma)
  833. {
  834. int i;
  835. bool found = false;
  836. if (!oh->sdma_reqs)
  837. return -ENOENT;
  838. i = 0;
  839. while (oh->sdma_reqs[i].dma_req != -1) {
  840. if (name == oh->sdma_reqs[i].name ||
  841. !strcmp(name, oh->sdma_reqs[i].name)) {
  842. found = true;
  843. break;
  844. }
  845. i++;
  846. }
  847. if (!found)
  848. return -ENOENT;
  849. *dma = oh->sdma_reqs[i].dma_req;
  850. return 0;
  851. }
  852. /**
  853. * _get_addr_space_by_name - fetch address space start & end by name
  854. * @oh: struct omap_hwmod * to operate on
  855. * @name: pointer to the name of the address space to fetch (optional)
  856. * @pa_start: pointer to a u32 to store the starting address to
  857. * @pa_end: pointer to a u32 to store the ending address to
  858. *
  859. * Retrieve address space start and end addresses for the IP block
  860. * pointed to by @oh. The data will be filled into the addresses
  861. * pointed to by @pa_start and @pa_end. When @name is non-null, the
  862. * address space data associated with the named entry will be
  863. * returned. If @name is null, the first matching entry will be
  864. * returned. Data order is not meaningful in hwmod data, so callers
  865. * are strongly encouraged to use a non-null @name whenever possible
  866. * to avoid unpredictable effects if hwmod data is later added that
  867. * causes data ordering to change. Returns 0 upon success or a
  868. * negative error code upon error.
  869. */
  870. static int _get_addr_space_by_name(struct omap_hwmod *oh, const char *name,
  871. u32 *pa_start, u32 *pa_end)
  872. {
  873. int i, j;
  874. struct omap_hwmod_ocp_if *os;
  875. struct list_head *p = NULL;
  876. bool found = false;
  877. if (link_registration)
  878. p = oh->slave_ports.next;
  879. i = 0;
  880. while (i < oh->slaves_cnt) {
  881. os = _fetch_next_ocp_if(NULL, oh->slaves, &i);
  882. if (!os->addr)
  883. return -ENOENT;
  884. j = 0;
  885. while (os->addr[j].pa_start != os->addr[j].pa_end) {
  886. if (name == os->addr[j].name ||
  887. !strcmp(name, os->addr[j].name)) {
  888. found = true;
  889. break;
  890. }
  891. j++;
  892. }
  893. if (found)
  894. break;
  895. }
  896. if (!found)
  897. return -ENOENT;
  898. *pa_start = os->addr[j].pa_start;
  899. *pa_end = os->addr[j].pa_end;
  900. return 0;
  901. }
  902. /**
  903. * _save_mpu_port_index - find and save the index to @oh's MPU port
  904. * @oh: struct omap_hwmod *
  905. *
  906. * Determines the array index of the OCP slave port that the MPU uses
  907. * to address the device, and saves it into the struct omap_hwmod.
  908. * Intended to be called during hwmod registration only. No return
  909. * value.
  910. */
  911. static void __init _save_mpu_port_index(struct omap_hwmod *oh)
  912. {
  913. struct omap_hwmod_ocp_if *os = NULL;
  914. struct list_head *p = NULL;
  915. int i = 0;
  916. if (!oh)
  917. return;
  918. oh->_int_flags |= _HWMOD_NO_MPU_PORT;
  919. if (link_registration)
  920. p = oh->slave_ports.next;
  921. while (i < oh->slaves_cnt) {
  922. os = _fetch_next_ocp_if(&p, oh->slaves, &i);
  923. if (os->user & OCP_USER_MPU) {
  924. oh->_mpu_port = os;
  925. oh->_mpu_port_index = i - 1;
  926. oh->_int_flags &= ~_HWMOD_NO_MPU_PORT;
  927. break;
  928. }
  929. }
  930. return;
  931. }
  932. /**
  933. * _find_mpu_rt_port - return omap_hwmod_ocp_if accessible by the MPU
  934. * @oh: struct omap_hwmod *
  935. *
  936. * Given a pointer to a struct omap_hwmod record @oh, return a pointer
  937. * to the struct omap_hwmod_ocp_if record that is used by the MPU to
  938. * communicate with the IP block. This interface need not be directly
  939. * connected to the MPU (and almost certainly is not), but is directly
  940. * connected to the IP block represented by @oh. Returns a pointer
  941. * to the struct omap_hwmod_ocp_if * upon success, or returns NULL upon
  942. * error or if there does not appear to be a path from the MPU to this
  943. * IP block.
  944. */
  945. static struct omap_hwmod_ocp_if *_find_mpu_rt_port(struct omap_hwmod *oh)
  946. {
  947. if (!oh || oh->_int_flags & _HWMOD_NO_MPU_PORT || oh->slaves_cnt == 0)
  948. return NULL;
  949. if (!link_registration)
  950. return oh->slaves[oh->_mpu_port_index];
  951. else
  952. return oh->_mpu_port;
  953. };
  954. /**
  955. * _find_mpu_rt_addr_space - return MPU register target address space for @oh
  956. * @oh: struct omap_hwmod *
  957. *
  958. * Returns a pointer to the struct omap_hwmod_addr_space record representing
  959. * the register target MPU address space; or returns NULL upon error.
  960. */
  961. static struct omap_hwmod_addr_space * __init _find_mpu_rt_addr_space(struct omap_hwmod *oh)
  962. {
  963. struct omap_hwmod_ocp_if *os;
  964. struct omap_hwmod_addr_space *mem;
  965. int found = 0, i = 0;
  966. os = _find_mpu_rt_port(oh);
  967. if (!os || !os->addr)
  968. return NULL;
  969. do {
  970. mem = &os->addr[i++];
  971. if (mem->flags & ADDR_TYPE_RT)
  972. found = 1;
  973. } while (!found && mem->pa_start != mem->pa_end);
  974. return (found) ? mem : NULL;
  975. }
  976. /**
  977. * _enable_sysc - try to bring a module out of idle via OCP_SYSCONFIG
  978. * @oh: struct omap_hwmod *
  979. *
  980. * If module is marked as SWSUP_SIDLE, force the module out of slave
  981. * idle; otherwise, configure it for smart-idle. If module is marked
  982. * as SWSUP_MSUSPEND, force the module out of master standby;
  983. * otherwise, configure it for smart-standby. No return value.
  984. */
  985. static void _enable_sysc(struct omap_hwmod *oh)
  986. {
  987. u8 idlemode, sf;
  988. u32 v;
  989. if (!oh->class->sysc)
  990. return;
  991. v = oh->_sysc_cache;
  992. sf = oh->class->sysc->sysc_flags;
  993. if (sf & SYSC_HAS_SIDLEMODE) {
  994. idlemode = (oh->flags & HWMOD_SWSUP_SIDLE) ?
  995. HWMOD_IDLEMODE_NO : HWMOD_IDLEMODE_SMART;
  996. _set_slave_idlemode(oh, idlemode, &v);
  997. }
  998. if (sf & SYSC_HAS_MIDLEMODE) {
  999. if (oh->flags & HWMOD_SWSUP_MSTANDBY) {
  1000. idlemode = HWMOD_IDLEMODE_NO;
  1001. } else {
  1002. if (sf & SYSC_HAS_ENAWAKEUP)
  1003. _enable_wakeup(oh, &v);
  1004. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  1005. idlemode = HWMOD_IDLEMODE_SMART_WKUP;
  1006. else
  1007. idlemode = HWMOD_IDLEMODE_SMART;
  1008. }
  1009. _set_master_standbymode(oh, idlemode, &v);
  1010. }
  1011. /*
  1012. * XXX The clock framework should handle this, by
  1013. * calling into this code. But this must wait until the
  1014. * clock structures are tagged with omap_hwmod entries
  1015. */
  1016. if ((oh->flags & HWMOD_SET_DEFAULT_CLOCKACT) &&
  1017. (sf & SYSC_HAS_CLOCKACTIVITY))
  1018. _set_clockactivity(oh, oh->class->sysc->clockact, &v);
  1019. /* If slave is in SMARTIDLE, also enable wakeup */
  1020. if ((sf & SYSC_HAS_SIDLEMODE) && !(oh->flags & HWMOD_SWSUP_SIDLE))
  1021. _enable_wakeup(oh, &v);
  1022. _write_sysconfig(v, oh);
  1023. /*
  1024. * Set the autoidle bit only after setting the smartidle bit
  1025. * Setting this will not have any impact on the other modules.
  1026. */
  1027. if (sf & SYSC_HAS_AUTOIDLE) {
  1028. idlemode = (oh->flags & HWMOD_NO_OCP_AUTOIDLE) ?
  1029. 0 : 1;
  1030. _set_module_autoidle(oh, idlemode, &v);
  1031. _write_sysconfig(v, oh);
  1032. }
  1033. }
  1034. /**
  1035. * _idle_sysc - try to put a module into idle via OCP_SYSCONFIG
  1036. * @oh: struct omap_hwmod *
  1037. *
  1038. * If module is marked as SWSUP_SIDLE, force the module into slave
  1039. * idle; otherwise, configure it for smart-idle. If module is marked
  1040. * as SWSUP_MSUSPEND, force the module into master standby; otherwise,
  1041. * configure it for smart-standby. No return value.
  1042. */
  1043. static void _idle_sysc(struct omap_hwmod *oh)
  1044. {
  1045. u8 idlemode, sf;
  1046. u32 v;
  1047. if (!oh->class->sysc)
  1048. return;
  1049. v = oh->_sysc_cache;
  1050. sf = oh->class->sysc->sysc_flags;
  1051. if (sf & SYSC_HAS_SIDLEMODE) {
  1052. idlemode = (oh->flags & HWMOD_SWSUP_SIDLE) ?
  1053. HWMOD_IDLEMODE_FORCE : HWMOD_IDLEMODE_SMART;
  1054. _set_slave_idlemode(oh, idlemode, &v);
  1055. }
  1056. if (sf & SYSC_HAS_MIDLEMODE) {
  1057. if (oh->flags & HWMOD_SWSUP_MSTANDBY) {
  1058. idlemode = HWMOD_IDLEMODE_FORCE;
  1059. } else {
  1060. if (sf & SYSC_HAS_ENAWAKEUP)
  1061. _enable_wakeup(oh, &v);
  1062. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  1063. idlemode = HWMOD_IDLEMODE_SMART_WKUP;
  1064. else
  1065. idlemode = HWMOD_IDLEMODE_SMART;
  1066. }
  1067. _set_master_standbymode(oh, idlemode, &v);
  1068. }
  1069. /* If slave is in SMARTIDLE, also enable wakeup */
  1070. if ((sf & SYSC_HAS_SIDLEMODE) && !(oh->flags & HWMOD_SWSUP_SIDLE))
  1071. _enable_wakeup(oh, &v);
  1072. _write_sysconfig(v, oh);
  1073. }
  1074. /**
  1075. * _shutdown_sysc - force a module into idle via OCP_SYSCONFIG
  1076. * @oh: struct omap_hwmod *
  1077. *
  1078. * Force the module into slave idle and master suspend. No return
  1079. * value.
  1080. */
  1081. static void _shutdown_sysc(struct omap_hwmod *oh)
  1082. {
  1083. u32 v;
  1084. u8 sf;
  1085. if (!oh->class->sysc)
  1086. return;
  1087. v = oh->_sysc_cache;
  1088. sf = oh->class->sysc->sysc_flags;
  1089. if (sf & SYSC_HAS_SIDLEMODE)
  1090. _set_slave_idlemode(oh, HWMOD_IDLEMODE_FORCE, &v);
  1091. if (sf & SYSC_HAS_MIDLEMODE)
  1092. _set_master_standbymode(oh, HWMOD_IDLEMODE_FORCE, &v);
  1093. if (sf & SYSC_HAS_AUTOIDLE)
  1094. _set_module_autoidle(oh, 1, &v);
  1095. _write_sysconfig(v, oh);
  1096. }
  1097. /**
  1098. * _lookup - find an omap_hwmod by name
  1099. * @name: find an omap_hwmod by name
  1100. *
  1101. * Return a pointer to an omap_hwmod by name, or NULL if not found.
  1102. */
  1103. static struct omap_hwmod *_lookup(const char *name)
  1104. {
  1105. struct omap_hwmod *oh, *temp_oh;
  1106. oh = NULL;
  1107. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  1108. if (!strcmp(name, temp_oh->name)) {
  1109. oh = temp_oh;
  1110. break;
  1111. }
  1112. }
  1113. return oh;
  1114. }
  1115. /**
  1116. * _init_clkdm - look up a clockdomain name, store pointer in omap_hwmod
  1117. * @oh: struct omap_hwmod *
  1118. *
  1119. * Convert a clockdomain name stored in a struct omap_hwmod into a
  1120. * clockdomain pointer, and save it into the struct omap_hwmod.
  1121. * return -EINVAL if clkdm_name does not exist or if the lookup failed.
  1122. */
  1123. static int _init_clkdm(struct omap_hwmod *oh)
  1124. {
  1125. if (cpu_is_omap24xx() || cpu_is_omap34xx())
  1126. return 0;
  1127. if (!oh->clkdm_name) {
  1128. pr_warning("omap_hwmod: %s: no clkdm_name\n", oh->name);
  1129. return -EINVAL;
  1130. }
  1131. oh->clkdm = clkdm_lookup(oh->clkdm_name);
  1132. if (!oh->clkdm) {
  1133. pr_warning("omap_hwmod: %s: could not associate to clkdm %s\n",
  1134. oh->name, oh->clkdm_name);
  1135. return -EINVAL;
  1136. }
  1137. pr_debug("omap_hwmod: %s: associated to clkdm %s\n",
  1138. oh->name, oh->clkdm_name);
  1139. return 0;
  1140. }
  1141. /**
  1142. * _init_clocks - clk_get() all clocks associated with this hwmod. Retrieve as
  1143. * well the clockdomain.
  1144. * @oh: struct omap_hwmod *
  1145. * @data: not used; pass NULL
  1146. *
  1147. * Called by omap_hwmod_setup_*() (after omap2_clk_init()).
  1148. * Resolves all clock names embedded in the hwmod. Returns 0 on
  1149. * success, or a negative error code on failure.
  1150. */
  1151. static int _init_clocks(struct omap_hwmod *oh, void *data)
  1152. {
  1153. int ret = 0;
  1154. if (oh->_state != _HWMOD_STATE_REGISTERED)
  1155. return 0;
  1156. pr_debug("omap_hwmod: %s: looking up clocks\n", oh->name);
  1157. ret |= _init_main_clk(oh);
  1158. ret |= _init_interface_clks(oh);
  1159. ret |= _init_opt_clks(oh);
  1160. ret |= _init_clkdm(oh);
  1161. if (!ret)
  1162. oh->_state = _HWMOD_STATE_CLKS_INITED;
  1163. else
  1164. pr_warning("omap_hwmod: %s: cannot _init_clocks\n", oh->name);
  1165. return ret;
  1166. }
  1167. /**
  1168. * _wait_target_ready - wait for a module to leave slave idle
  1169. * @oh: struct omap_hwmod *
  1170. *
  1171. * Wait for a module @oh to leave slave idle. Returns 0 if the module
  1172. * does not have an IDLEST bit or if the module successfully leaves
  1173. * slave idle; otherwise, pass along the return value of the
  1174. * appropriate *_cm*_wait_module_ready() function.
  1175. */
  1176. static int _wait_target_ready(struct omap_hwmod *oh)
  1177. {
  1178. struct omap_hwmod_ocp_if *os;
  1179. int ret;
  1180. if (!oh)
  1181. return -EINVAL;
  1182. if (oh->flags & HWMOD_NO_IDLEST)
  1183. return 0;
  1184. os = _find_mpu_rt_port(oh);
  1185. if (!os)
  1186. return 0;
  1187. /* XXX check module SIDLEMODE */
  1188. /* XXX check clock enable states */
  1189. if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
  1190. ret = omap2_cm_wait_module_ready(oh->prcm.omap2.module_offs,
  1191. oh->prcm.omap2.idlest_reg_id,
  1192. oh->prcm.omap2.idlest_idle_bit);
  1193. } else if (cpu_is_omap44xx()) {
  1194. if (!oh->clkdm)
  1195. return -EINVAL;
  1196. ret = omap4_cminst_wait_module_ready(oh->clkdm->prcm_partition,
  1197. oh->clkdm->cm_inst,
  1198. oh->clkdm->clkdm_offs,
  1199. oh->prcm.omap4.clkctrl_offs);
  1200. } else {
  1201. BUG();
  1202. };
  1203. return ret;
  1204. }
  1205. /**
  1206. * _lookup_hardreset - fill register bit info for this hwmod/reset line
  1207. * @oh: struct omap_hwmod *
  1208. * @name: name of the reset line in the context of this hwmod
  1209. * @ohri: struct omap_hwmod_rst_info * that this function will fill in
  1210. *
  1211. * Return the bit position of the reset line that match the
  1212. * input name. Return -ENOENT if not found.
  1213. */
  1214. static u8 _lookup_hardreset(struct omap_hwmod *oh, const char *name,
  1215. struct omap_hwmod_rst_info *ohri)
  1216. {
  1217. int i;
  1218. for (i = 0; i < oh->rst_lines_cnt; i++) {
  1219. const char *rst_line = oh->rst_lines[i].name;
  1220. if (!strcmp(rst_line, name)) {
  1221. ohri->rst_shift = oh->rst_lines[i].rst_shift;
  1222. ohri->st_shift = oh->rst_lines[i].st_shift;
  1223. pr_debug("omap_hwmod: %s: %s: %s: rst %d st %d\n",
  1224. oh->name, __func__, rst_line, ohri->rst_shift,
  1225. ohri->st_shift);
  1226. return 0;
  1227. }
  1228. }
  1229. return -ENOENT;
  1230. }
  1231. /**
  1232. * _assert_hardreset - assert the HW reset line of submodules
  1233. * contained in the hwmod module.
  1234. * @oh: struct omap_hwmod *
  1235. * @name: name of the reset line to lookup and assert
  1236. *
  1237. * Some IP like dsp, ipu or iva contain processor that require
  1238. * an HW reset line to be assert / deassert in order to enable fully
  1239. * the IP.
  1240. */
  1241. static int _assert_hardreset(struct omap_hwmod *oh, const char *name)
  1242. {
  1243. struct omap_hwmod_rst_info ohri;
  1244. u8 ret;
  1245. if (!oh)
  1246. return -EINVAL;
  1247. ret = _lookup_hardreset(oh, name, &ohri);
  1248. if (IS_ERR_VALUE(ret))
  1249. return ret;
  1250. if (cpu_is_omap24xx() || cpu_is_omap34xx())
  1251. return omap2_prm_assert_hardreset(oh->prcm.omap2.module_offs,
  1252. ohri.rst_shift);
  1253. else if (cpu_is_omap44xx())
  1254. return omap4_prminst_assert_hardreset(ohri.rst_shift,
  1255. oh->clkdm->pwrdm.ptr->prcm_partition,
  1256. oh->clkdm->pwrdm.ptr->prcm_offs,
  1257. oh->prcm.omap4.rstctrl_offs);
  1258. else
  1259. return -EINVAL;
  1260. }
  1261. /**
  1262. * _deassert_hardreset - deassert the HW reset line of submodules contained
  1263. * in the hwmod module.
  1264. * @oh: struct omap_hwmod *
  1265. * @name: name of the reset line to look up and deassert
  1266. *
  1267. * Some IP like dsp, ipu or iva contain processor that require
  1268. * an HW reset line to be assert / deassert in order to enable fully
  1269. * the IP.
  1270. */
  1271. static int _deassert_hardreset(struct omap_hwmod *oh, const char *name)
  1272. {
  1273. struct omap_hwmod_rst_info ohri;
  1274. int ret;
  1275. if (!oh)
  1276. return -EINVAL;
  1277. ret = _lookup_hardreset(oh, name, &ohri);
  1278. if (IS_ERR_VALUE(ret))
  1279. return ret;
  1280. if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
  1281. ret = omap2_prm_deassert_hardreset(oh->prcm.omap2.module_offs,
  1282. ohri.rst_shift,
  1283. ohri.st_shift);
  1284. } else if (cpu_is_omap44xx()) {
  1285. if (ohri.st_shift)
  1286. pr_err("omap_hwmod: %s: %s: hwmod data error: OMAP4 does not support st_shift\n",
  1287. oh->name, name);
  1288. ret = omap4_prminst_deassert_hardreset(ohri.rst_shift,
  1289. oh->clkdm->pwrdm.ptr->prcm_partition,
  1290. oh->clkdm->pwrdm.ptr->prcm_offs,
  1291. oh->prcm.omap4.rstctrl_offs);
  1292. } else {
  1293. return -EINVAL;
  1294. }
  1295. if (ret == -EBUSY)
  1296. pr_warning("omap_hwmod: %s: failed to hardreset\n", oh->name);
  1297. return ret;
  1298. }
  1299. /**
  1300. * _read_hardreset - read the HW reset line state of submodules
  1301. * contained in the hwmod module
  1302. * @oh: struct omap_hwmod *
  1303. * @name: name of the reset line to look up and read
  1304. *
  1305. * Return the state of the reset line.
  1306. */
  1307. static int _read_hardreset(struct omap_hwmod *oh, const char *name)
  1308. {
  1309. struct omap_hwmod_rst_info ohri;
  1310. u8 ret;
  1311. if (!oh)
  1312. return -EINVAL;
  1313. ret = _lookup_hardreset(oh, name, &ohri);
  1314. if (IS_ERR_VALUE(ret))
  1315. return ret;
  1316. if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
  1317. return omap2_prm_is_hardreset_asserted(oh->prcm.omap2.module_offs,
  1318. ohri.st_shift);
  1319. } else if (cpu_is_omap44xx()) {
  1320. return omap4_prminst_is_hardreset_asserted(ohri.rst_shift,
  1321. oh->clkdm->pwrdm.ptr->prcm_partition,
  1322. oh->clkdm->pwrdm.ptr->prcm_offs,
  1323. oh->prcm.omap4.rstctrl_offs);
  1324. } else {
  1325. return -EINVAL;
  1326. }
  1327. }
  1328. /**
  1329. * _are_any_hardreset_lines_asserted - return true if part of @oh is hard-reset
  1330. * @oh: struct omap_hwmod *
  1331. *
  1332. * If any hardreset line associated with @oh is asserted, then return true.
  1333. * Otherwise, if @oh has no hardreset lines associated with it, or if
  1334. * no hardreset lines associated with @oh are asserted, then return false.
  1335. * This function is used to avoid executing some parts of the IP block
  1336. * enable/disable sequence if a hardreset line is set.
  1337. */
  1338. static bool _are_any_hardreset_lines_asserted(struct omap_hwmod *oh)
  1339. {
  1340. int i;
  1341. if (oh->rst_lines_cnt == 0)
  1342. return false;
  1343. for (i = 0; i < oh->rst_lines_cnt; i++)
  1344. if (_read_hardreset(oh, oh->rst_lines[i].name) > 0)
  1345. return true;
  1346. return false;
  1347. }
  1348. /**
  1349. * _omap4_disable_module - enable CLKCTRL modulemode on OMAP4
  1350. * @oh: struct omap_hwmod *
  1351. *
  1352. * Disable the PRCM module mode related to the hwmod @oh.
  1353. * Return EINVAL if the modulemode is not supported and 0 in case of success.
  1354. */
  1355. static int _omap4_disable_module(struct omap_hwmod *oh)
  1356. {
  1357. int v;
  1358. /* The module mode does not exist prior OMAP4 */
  1359. if (!cpu_is_omap44xx())
  1360. return -EINVAL;
  1361. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  1362. return -EINVAL;
  1363. pr_debug("omap_hwmod: %s: %s\n", oh->name, __func__);
  1364. omap4_cminst_module_disable(oh->clkdm->prcm_partition,
  1365. oh->clkdm->cm_inst,
  1366. oh->clkdm->clkdm_offs,
  1367. oh->prcm.omap4.clkctrl_offs);
  1368. if (_are_any_hardreset_lines_asserted(oh))
  1369. return 0;
  1370. v = _omap4_wait_target_disable(oh);
  1371. if (v)
  1372. pr_warn("omap_hwmod: %s: _wait_target_disable failed\n",
  1373. oh->name);
  1374. return 0;
  1375. }
  1376. /**
  1377. * _ocp_softreset - reset an omap_hwmod via the OCP_SYSCONFIG bit
  1378. * @oh: struct omap_hwmod *
  1379. *
  1380. * Resets an omap_hwmod @oh via the OCP_SYSCONFIG bit. hwmod must be
  1381. * enabled for this to work. Returns -ENOENT if the hwmod cannot be
  1382. * reset this way, -EINVAL if the hwmod is in the wrong state,
  1383. * -ETIMEDOUT if the module did not reset in time, or 0 upon success.
  1384. *
  1385. * In OMAP3 a specific SYSSTATUS register is used to get the reset status.
  1386. * Starting in OMAP4, some IPs do not have SYSSTATUS registers and instead
  1387. * use the SYSCONFIG softreset bit to provide the status.
  1388. *
  1389. * Note that some IP like McBSP do have reset control but don't have
  1390. * reset status.
  1391. */
  1392. static int _ocp_softreset(struct omap_hwmod *oh)
  1393. {
  1394. u32 v, softrst_mask;
  1395. int c = 0;
  1396. int ret = 0;
  1397. if (!oh->class->sysc ||
  1398. !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET))
  1399. return -ENOENT;
  1400. /* clocks must be on for this operation */
  1401. if (oh->_state != _HWMOD_STATE_ENABLED) {
  1402. pr_warning("omap_hwmod: %s: reset can only be entered from "
  1403. "enabled state\n", oh->name);
  1404. return -EINVAL;
  1405. }
  1406. /* For some modules, all optionnal clocks need to be enabled as well */
  1407. if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET)
  1408. _enable_optional_clocks(oh);
  1409. pr_debug("omap_hwmod: %s: resetting via OCP SOFTRESET\n", oh->name);
  1410. v = oh->_sysc_cache;
  1411. ret = _set_softreset(oh, &v);
  1412. if (ret)
  1413. goto dis_opt_clks;
  1414. _write_sysconfig(v, oh);
  1415. if (oh->class->sysc->srst_udelay)
  1416. udelay(oh->class->sysc->srst_udelay);
  1417. if (oh->class->sysc->sysc_flags & SYSS_HAS_RESET_STATUS)
  1418. omap_test_timeout((omap_hwmod_read(oh,
  1419. oh->class->sysc->syss_offs)
  1420. & SYSS_RESETDONE_MASK),
  1421. MAX_MODULE_SOFTRESET_WAIT, c);
  1422. else if (oh->class->sysc->sysc_flags & SYSC_HAS_RESET_STATUS) {
  1423. softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift);
  1424. omap_test_timeout(!(omap_hwmod_read(oh,
  1425. oh->class->sysc->sysc_offs)
  1426. & softrst_mask),
  1427. MAX_MODULE_SOFTRESET_WAIT, c);
  1428. }
  1429. if (c == MAX_MODULE_SOFTRESET_WAIT)
  1430. pr_warning("omap_hwmod: %s: softreset failed (waited %d usec)\n",
  1431. oh->name, MAX_MODULE_SOFTRESET_WAIT);
  1432. else
  1433. pr_debug("omap_hwmod: %s: softreset in %d usec\n", oh->name, c);
  1434. /*
  1435. * XXX add _HWMOD_STATE_WEDGED for modules that don't come back from
  1436. * _wait_target_ready() or _reset()
  1437. */
  1438. ret = (c == MAX_MODULE_SOFTRESET_WAIT) ? -ETIMEDOUT : 0;
  1439. dis_opt_clks:
  1440. if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET)
  1441. _disable_optional_clocks(oh);
  1442. return ret;
  1443. }
  1444. /**
  1445. * _reset - reset an omap_hwmod
  1446. * @oh: struct omap_hwmod *
  1447. *
  1448. * Resets an omap_hwmod @oh. If the module has a custom reset
  1449. * function pointer defined, then call it to reset the IP block, and
  1450. * pass along its return value to the caller. Otherwise, if the IP
  1451. * block has an OCP_SYSCONFIG register with a SOFTRESET bitfield
  1452. * associated with it, call a function to reset the IP block via that
  1453. * method, and pass along the return value to the caller. Finally, if
  1454. * the IP block has some hardreset lines associated with it, assert
  1455. * all of those, but do _not_ deassert them. (This is because driver
  1456. * authors have expressed an apparent requirement to control the
  1457. * deassertion of the hardreset lines themselves.)
  1458. *
  1459. * The default software reset mechanism for most OMAP IP blocks is
  1460. * triggered via the OCP_SYSCONFIG.SOFTRESET bit. However, some
  1461. * hwmods cannot be reset via this method. Some are not targets and
  1462. * therefore have no OCP header registers to access. Others (like the
  1463. * IVA) have idiosyncratic reset sequences. So for these relatively
  1464. * rare cases, custom reset code can be supplied in the struct
  1465. * omap_hwmod_class .reset function pointer. Passes along the return
  1466. * value from either _ocp_softreset() or the custom reset function -
  1467. * these must return -EINVAL if the hwmod cannot be reset this way or
  1468. * if the hwmod is in the wrong state, -ETIMEDOUT if the module did
  1469. * not reset in time, or 0 upon success.
  1470. */
  1471. static int _reset(struct omap_hwmod *oh)
  1472. {
  1473. int i, r;
  1474. pr_debug("omap_hwmod: %s: resetting\n", oh->name);
  1475. if (oh->class->reset) {
  1476. r = oh->class->reset(oh);
  1477. } else {
  1478. if (oh->rst_lines_cnt > 0) {
  1479. for (i = 0; i < oh->rst_lines_cnt; i++)
  1480. _assert_hardreset(oh, oh->rst_lines[i].name);
  1481. return 0;
  1482. } else {
  1483. r = _ocp_softreset(oh);
  1484. if (r == -ENOENT)
  1485. r = 0;
  1486. }
  1487. }
  1488. /*
  1489. * OCP_SYSCONFIG bits need to be reprogrammed after a
  1490. * softreset. The _enable() function should be split to avoid
  1491. * the rewrite of the OCP_SYSCONFIG register.
  1492. */
  1493. if (oh->class->sysc) {
  1494. _update_sysc_cache(oh);
  1495. _enable_sysc(oh);
  1496. }
  1497. return r;
  1498. }
  1499. /**
  1500. * _enable - enable an omap_hwmod
  1501. * @oh: struct omap_hwmod *
  1502. *
  1503. * Enables an omap_hwmod @oh such that the MPU can access the hwmod's
  1504. * register target. Returns -EINVAL if the hwmod is in the wrong
  1505. * state or passes along the return value of _wait_target_ready().
  1506. */
  1507. static int _enable(struct omap_hwmod *oh)
  1508. {
  1509. int r;
  1510. int hwsup = 0;
  1511. pr_debug("omap_hwmod: %s: enabling\n", oh->name);
  1512. /*
  1513. * hwmods with HWMOD_INIT_NO_IDLE flag set are left in enabled
  1514. * state at init. Now that someone is really trying to enable
  1515. * them, just ensure that the hwmod mux is set.
  1516. */
  1517. if (oh->_int_flags & _HWMOD_SKIP_ENABLE) {
  1518. /*
  1519. * If the caller has mux data populated, do the mux'ing
  1520. * which wouldn't have been done as part of the _enable()
  1521. * done during setup.
  1522. */
  1523. if (oh->mux)
  1524. omap_hwmod_mux(oh->mux, _HWMOD_STATE_ENABLED);
  1525. oh->_int_flags &= ~_HWMOD_SKIP_ENABLE;
  1526. return 0;
  1527. }
  1528. if (oh->_state != _HWMOD_STATE_INITIALIZED &&
  1529. oh->_state != _HWMOD_STATE_IDLE &&
  1530. oh->_state != _HWMOD_STATE_DISABLED) {
  1531. WARN(1, "omap_hwmod: %s: enabled state can only be entered from initialized, idle, or disabled state\n",
  1532. oh->name);
  1533. return -EINVAL;
  1534. }
  1535. /*
  1536. * If an IP block contains HW reset lines and any of them are
  1537. * asserted, we let integration code associated with that
  1538. * block handle the enable. We've received very little
  1539. * information on what those driver authors need, and until
  1540. * detailed information is provided and the driver code is
  1541. * posted to the public lists, this is probably the best we
  1542. * can do.
  1543. */
  1544. if (_are_any_hardreset_lines_asserted(oh))
  1545. return 0;
  1546. /* Mux pins for device runtime if populated */
  1547. if (oh->mux && (!oh->mux->enabled ||
  1548. ((oh->_state == _HWMOD_STATE_IDLE) &&
  1549. oh->mux->pads_dynamic)))
  1550. omap_hwmod_mux(oh->mux, _HWMOD_STATE_ENABLED);
  1551. _add_initiator_dep(oh, mpu_oh);
  1552. if (oh->clkdm) {
  1553. /*
  1554. * A clockdomain must be in SW_SUP before enabling
  1555. * completely the module. The clockdomain can be set
  1556. * in HW_AUTO only when the module become ready.
  1557. */
  1558. hwsup = clkdm_in_hwsup(oh->clkdm);
  1559. r = clkdm_hwmod_enable(oh->clkdm, oh);
  1560. if (r) {
  1561. WARN(1, "omap_hwmod: %s: could not enable clockdomain %s: %d\n",
  1562. oh->name, oh->clkdm->name, r);
  1563. return r;
  1564. }
  1565. }
  1566. _enable_clocks(oh);
  1567. _enable_module(oh);
  1568. r = _wait_target_ready(oh);
  1569. if (!r) {
  1570. /*
  1571. * Set the clockdomain to HW_AUTO only if the target is ready,
  1572. * assuming that the previous state was HW_AUTO
  1573. */
  1574. if (oh->clkdm && hwsup)
  1575. clkdm_allow_idle(oh->clkdm);
  1576. oh->_state = _HWMOD_STATE_ENABLED;
  1577. /* Access the sysconfig only if the target is ready */
  1578. if (oh->class->sysc) {
  1579. if (!(oh->_int_flags & _HWMOD_SYSCONFIG_LOADED))
  1580. _update_sysc_cache(oh);
  1581. _enable_sysc(oh);
  1582. }
  1583. } else {
  1584. _disable_clocks(oh);
  1585. pr_debug("omap_hwmod: %s: _wait_target_ready: %d\n",
  1586. oh->name, r);
  1587. if (oh->clkdm)
  1588. clkdm_hwmod_disable(oh->clkdm, oh);
  1589. }
  1590. return r;
  1591. }
  1592. /**
  1593. * _idle - idle an omap_hwmod
  1594. * @oh: struct omap_hwmod *
  1595. *
  1596. * Idles an omap_hwmod @oh. This should be called once the hwmod has
  1597. * no further work. Returns -EINVAL if the hwmod is in the wrong
  1598. * state or returns 0.
  1599. */
  1600. static int _idle(struct omap_hwmod *oh)
  1601. {
  1602. pr_debug("omap_hwmod: %s: idling\n", oh->name);
  1603. if (oh->_state != _HWMOD_STATE_ENABLED) {
  1604. WARN(1, "omap_hwmod: %s: idle state can only be entered from enabled state\n",
  1605. oh->name);
  1606. return -EINVAL;
  1607. }
  1608. if (_are_any_hardreset_lines_asserted(oh))
  1609. return 0;
  1610. if (oh->class->sysc)
  1611. _idle_sysc(oh);
  1612. _del_initiator_dep(oh, mpu_oh);
  1613. _omap4_disable_module(oh);
  1614. /*
  1615. * The module must be in idle mode before disabling any parents
  1616. * clocks. Otherwise, the parent clock might be disabled before
  1617. * the module transition is done, and thus will prevent the
  1618. * transition to complete properly.
  1619. */
  1620. _disable_clocks(oh);
  1621. if (oh->clkdm)
  1622. clkdm_hwmod_disable(oh->clkdm, oh);
  1623. /* Mux pins for device idle if populated */
  1624. if (oh->mux && oh->mux->pads_dynamic)
  1625. omap_hwmod_mux(oh->mux, _HWMOD_STATE_IDLE);
  1626. oh->_state = _HWMOD_STATE_IDLE;
  1627. return 0;
  1628. }
  1629. /**
  1630. * omap_hwmod_set_ocp_autoidle - set the hwmod's OCP autoidle bit
  1631. * @oh: struct omap_hwmod *
  1632. * @autoidle: desired AUTOIDLE bitfield value (0 or 1)
  1633. *
  1634. * Sets the IP block's OCP autoidle bit in hardware, and updates our
  1635. * local copy. Intended to be used by drivers that require
  1636. * direct manipulation of the AUTOIDLE bits.
  1637. * Returns -EINVAL if @oh is null or is not in the ENABLED state, or passes
  1638. * along the return value from _set_module_autoidle().
  1639. *
  1640. * Any users of this function should be scrutinized carefully.
  1641. */
  1642. int omap_hwmod_set_ocp_autoidle(struct omap_hwmod *oh, u8 autoidle)
  1643. {
  1644. u32 v;
  1645. int retval = 0;
  1646. unsigned long flags;
  1647. if (!oh || oh->_state != _HWMOD_STATE_ENABLED)
  1648. return -EINVAL;
  1649. spin_lock_irqsave(&oh->_lock, flags);
  1650. v = oh->_sysc_cache;
  1651. retval = _set_module_autoidle(oh, autoidle, &v);
  1652. if (!retval)
  1653. _write_sysconfig(v, oh);
  1654. spin_unlock_irqrestore(&oh->_lock, flags);
  1655. return retval;
  1656. }
  1657. /**
  1658. * _shutdown - shutdown an omap_hwmod
  1659. * @oh: struct omap_hwmod *
  1660. *
  1661. * Shut down an omap_hwmod @oh. This should be called when the driver
  1662. * used for the hwmod is removed or unloaded or if the driver is not
  1663. * used by the system. Returns -EINVAL if the hwmod is in the wrong
  1664. * state or returns 0.
  1665. */
  1666. static int _shutdown(struct omap_hwmod *oh)
  1667. {
  1668. int ret, i;
  1669. u8 prev_state;
  1670. if (oh->_state != _HWMOD_STATE_IDLE &&
  1671. oh->_state != _HWMOD_STATE_ENABLED) {
  1672. WARN(1, "omap_hwmod: %s: disabled state can only be entered from idle, or enabled state\n",
  1673. oh->name);
  1674. return -EINVAL;
  1675. }
  1676. if (_are_any_hardreset_lines_asserted(oh))
  1677. return 0;
  1678. pr_debug("omap_hwmod: %s: disabling\n", oh->name);
  1679. if (oh->class->pre_shutdown) {
  1680. prev_state = oh->_state;
  1681. if (oh->_state == _HWMOD_STATE_IDLE)
  1682. _enable(oh);
  1683. ret = oh->class->pre_shutdown(oh);
  1684. if (ret) {
  1685. if (prev_state == _HWMOD_STATE_IDLE)
  1686. _idle(oh);
  1687. return ret;
  1688. }
  1689. }
  1690. if (oh->class->sysc) {
  1691. if (oh->_state == _HWMOD_STATE_IDLE)
  1692. _enable(oh);
  1693. _shutdown_sysc(oh);
  1694. }
  1695. /* clocks and deps are already disabled in idle */
  1696. if (oh->_state == _HWMOD_STATE_ENABLED) {
  1697. _del_initiator_dep(oh, mpu_oh);
  1698. /* XXX what about the other system initiators here? dma, dsp */
  1699. _omap4_disable_module(oh);
  1700. _disable_clocks(oh);
  1701. if (oh->clkdm)
  1702. clkdm_hwmod_disable(oh->clkdm, oh);
  1703. }
  1704. /* XXX Should this code also force-disable the optional clocks? */
  1705. for (i = 0; i < oh->rst_lines_cnt; i++)
  1706. _assert_hardreset(oh, oh->rst_lines[i].name);
  1707. /* Mux pins to safe mode or use populated off mode values */
  1708. if (oh->mux)
  1709. omap_hwmod_mux(oh->mux, _HWMOD_STATE_DISABLED);
  1710. oh->_state = _HWMOD_STATE_DISABLED;
  1711. return 0;
  1712. }
  1713. /**
  1714. * _init_mpu_rt_base - populate the virtual address for a hwmod
  1715. * @oh: struct omap_hwmod * to locate the virtual address
  1716. *
  1717. * Cache the virtual address used by the MPU to access this IP block's
  1718. * registers. This address is needed early so the OCP registers that
  1719. * are part of the device's address space can be ioremapped properly.
  1720. * No return value.
  1721. */
  1722. static void __init _init_mpu_rt_base(struct omap_hwmod *oh, void *data)
  1723. {
  1724. struct omap_hwmod_addr_space *mem;
  1725. void __iomem *va_start;
  1726. if (!oh)
  1727. return;
  1728. _save_mpu_port_index(oh);
  1729. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  1730. return;
  1731. mem = _find_mpu_rt_addr_space(oh);
  1732. if (!mem) {
  1733. pr_debug("omap_hwmod: %s: no MPU register target found\n",
  1734. oh->name);
  1735. return;
  1736. }
  1737. va_start = ioremap(mem->pa_start, mem->pa_end - mem->pa_start);
  1738. if (!va_start) {
  1739. pr_err("omap_hwmod: %s: Could not ioremap\n", oh->name);
  1740. return;
  1741. }
  1742. pr_debug("omap_hwmod: %s: MPU register target at va %p\n",
  1743. oh->name, va_start);
  1744. oh->_mpu_rt_va = va_start;
  1745. }
  1746. /**
  1747. * _init - initialize internal data for the hwmod @oh
  1748. * @oh: struct omap_hwmod *
  1749. * @n: (unused)
  1750. *
  1751. * Look up the clocks and the address space used by the MPU to access
  1752. * registers belonging to the hwmod @oh. @oh must already be
  1753. * registered at this point. This is the first of two phases for
  1754. * hwmod initialization. Code called here does not touch any hardware
  1755. * registers, it simply prepares internal data structures. Returns 0
  1756. * upon success or if the hwmod isn't registered, or -EINVAL upon
  1757. * failure.
  1758. */
  1759. static int __init _init(struct omap_hwmod *oh, void *data)
  1760. {
  1761. int r;
  1762. if (oh->_state != _HWMOD_STATE_REGISTERED)
  1763. return 0;
  1764. _init_mpu_rt_base(oh, NULL);
  1765. r = _init_clocks(oh, NULL);
  1766. if (IS_ERR_VALUE(r)) {
  1767. WARN(1, "omap_hwmod: %s: couldn't init clocks\n", oh->name);
  1768. return -EINVAL;
  1769. }
  1770. oh->_state = _HWMOD_STATE_INITIALIZED;
  1771. return 0;
  1772. }
  1773. /**
  1774. * _setup_iclk_autoidle - configure an IP block's interface clocks
  1775. * @oh: struct omap_hwmod *
  1776. *
  1777. * Set up the module's interface clocks. XXX This function is still mostly
  1778. * a stub; implementing this properly requires iclk autoidle usecounting in
  1779. * the clock code. No return value.
  1780. */
  1781. static void __init _setup_iclk_autoidle(struct omap_hwmod *oh)
  1782. {
  1783. struct omap_hwmod_ocp_if *os;
  1784. struct list_head *p = NULL;
  1785. int i = 0;
  1786. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1787. return;
  1788. if (link_registration)
  1789. p = oh->slave_ports.next;
  1790. while (i < oh->slaves_cnt) {
  1791. os = _fetch_next_ocp_if(&p, oh->slaves, &i);
  1792. if (!os->_clk)
  1793. continue;
  1794. if (os->flags & OCPIF_SWSUP_IDLE) {
  1795. /* XXX omap_iclk_deny_idle(c); */
  1796. } else {
  1797. /* XXX omap_iclk_allow_idle(c); */
  1798. clk_enable(os->_clk);
  1799. }
  1800. }
  1801. return;
  1802. }
  1803. /**
  1804. * _setup_reset - reset an IP block during the setup process
  1805. * @oh: struct omap_hwmod *
  1806. *
  1807. * Reset the IP block corresponding to the hwmod @oh during the setup
  1808. * process. The IP block is first enabled so it can be successfully
  1809. * reset. Returns 0 upon success or a negative error code upon
  1810. * failure.
  1811. */
  1812. static int __init _setup_reset(struct omap_hwmod *oh)
  1813. {
  1814. int r;
  1815. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1816. return -EINVAL;
  1817. if (oh->rst_lines_cnt == 0) {
  1818. r = _enable(oh);
  1819. if (r) {
  1820. pr_warning("omap_hwmod: %s: cannot be enabled for reset (%d)\n",
  1821. oh->name, oh->_state);
  1822. return -EINVAL;
  1823. }
  1824. }
  1825. if (!(oh->flags & HWMOD_INIT_NO_RESET))
  1826. r = _reset(oh);
  1827. return r;
  1828. }
  1829. /**
  1830. * _setup_postsetup - transition to the appropriate state after _setup
  1831. * @oh: struct omap_hwmod *
  1832. *
  1833. * Place an IP block represented by @oh into a "post-setup" state --
  1834. * either IDLE, ENABLED, or DISABLED. ("post-setup" simply means that
  1835. * this function is called at the end of _setup().) The postsetup
  1836. * state for an IP block can be changed by calling
  1837. * omap_hwmod_enter_postsetup_state() early in the boot process,
  1838. * before one of the omap_hwmod_setup*() functions are called for the
  1839. * IP block.
  1840. *
  1841. * The IP block stays in this state until a PM runtime-based driver is
  1842. * loaded for that IP block. A post-setup state of IDLE is
  1843. * appropriate for almost all IP blocks with runtime PM-enabled
  1844. * drivers, since those drivers are able to enable the IP block. A
  1845. * post-setup state of ENABLED is appropriate for kernels with PM
  1846. * runtime disabled. The DISABLED state is appropriate for unusual IP
  1847. * blocks such as the MPU WDTIMER on kernels without WDTIMER drivers
  1848. * included, since the WDTIMER starts running on reset and will reset
  1849. * the MPU if left active.
  1850. *
  1851. * This post-setup mechanism is deprecated. Once all of the OMAP
  1852. * drivers have been converted to use PM runtime, and all of the IP
  1853. * block data and interconnect data is available to the hwmod code, it
  1854. * should be possible to replace this mechanism with a "lazy reset"
  1855. * arrangement. In a "lazy reset" setup, each IP block is enabled
  1856. * when the driver first probes, then all remaining IP blocks without
  1857. * drivers are either shut down or enabled after the drivers have
  1858. * loaded. However, this cannot take place until the above
  1859. * preconditions have been met, since otherwise the late reset code
  1860. * has no way of knowing which IP blocks are in use by drivers, and
  1861. * which ones are unused.
  1862. *
  1863. * No return value.
  1864. */
  1865. static void __init _setup_postsetup(struct omap_hwmod *oh)
  1866. {
  1867. u8 postsetup_state;
  1868. if (oh->rst_lines_cnt > 0)
  1869. return;
  1870. postsetup_state = oh->_postsetup_state;
  1871. if (postsetup_state == _HWMOD_STATE_UNKNOWN)
  1872. postsetup_state = _HWMOD_STATE_ENABLED;
  1873. /*
  1874. * XXX HWMOD_INIT_NO_IDLE does not belong in hwmod data -
  1875. * it should be set by the core code as a runtime flag during startup
  1876. */
  1877. if ((oh->flags & HWMOD_INIT_NO_IDLE) &&
  1878. (postsetup_state == _HWMOD_STATE_IDLE)) {
  1879. oh->_int_flags |= _HWMOD_SKIP_ENABLE;
  1880. postsetup_state = _HWMOD_STATE_ENABLED;
  1881. }
  1882. if (postsetup_state == _HWMOD_STATE_IDLE)
  1883. _idle(oh);
  1884. else if (postsetup_state == _HWMOD_STATE_DISABLED)
  1885. _shutdown(oh);
  1886. else if (postsetup_state != _HWMOD_STATE_ENABLED)
  1887. WARN(1, "hwmod: %s: unknown postsetup state %d! defaulting to enabled\n",
  1888. oh->name, postsetup_state);
  1889. return;
  1890. }
  1891. /**
  1892. * _setup - prepare IP block hardware for use
  1893. * @oh: struct omap_hwmod *
  1894. * @n: (unused, pass NULL)
  1895. *
  1896. * Configure the IP block represented by @oh. This may include
  1897. * enabling the IP block, resetting it, and placing it into a
  1898. * post-setup state, depending on the type of IP block and applicable
  1899. * flags. IP blocks are reset to prevent any previous configuration
  1900. * by the bootloader or previous operating system from interfering
  1901. * with power management or other parts of the system. The reset can
  1902. * be avoided; see omap_hwmod_no_setup_reset(). This is the second of
  1903. * two phases for hwmod initialization. Code called here generally
  1904. * affects the IP block hardware, or system integration hardware
  1905. * associated with the IP block. Returns 0.
  1906. */
  1907. static int __init _setup(struct omap_hwmod *oh, void *data)
  1908. {
  1909. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1910. return 0;
  1911. _setup_iclk_autoidle(oh);
  1912. if (!_setup_reset(oh))
  1913. _setup_postsetup(oh);
  1914. return 0;
  1915. }
  1916. /**
  1917. * _register - register a struct omap_hwmod
  1918. * @oh: struct omap_hwmod *
  1919. *
  1920. * Registers the omap_hwmod @oh. Returns -EEXIST if an omap_hwmod
  1921. * already has been registered by the same name; -EINVAL if the
  1922. * omap_hwmod is in the wrong state, if @oh is NULL, if the
  1923. * omap_hwmod's class field is NULL; if the omap_hwmod is missing a
  1924. * name, or if the omap_hwmod's class is missing a name; or 0 upon
  1925. * success.
  1926. *
  1927. * XXX The data should be copied into bootmem, so the original data
  1928. * should be marked __initdata and freed after init. This would allow
  1929. * unneeded omap_hwmods to be freed on multi-OMAP configurations. Note
  1930. * that the copy process would be relatively complex due to the large number
  1931. * of substructures.
  1932. */
  1933. static int __init _register(struct omap_hwmod *oh)
  1934. {
  1935. if (!oh || !oh->name || !oh->class || !oh->class->name ||
  1936. (oh->_state != _HWMOD_STATE_UNKNOWN))
  1937. return -EINVAL;
  1938. pr_debug("omap_hwmod: %s: registering\n", oh->name);
  1939. if (_lookup(oh->name))
  1940. return -EEXIST;
  1941. list_add_tail(&oh->node, &omap_hwmod_list);
  1942. INIT_LIST_HEAD(&oh->master_ports);
  1943. INIT_LIST_HEAD(&oh->slave_ports);
  1944. spin_lock_init(&oh->_lock);
  1945. oh->_state = _HWMOD_STATE_REGISTERED;
  1946. /*
  1947. * XXX Rather than doing a strcmp(), this should test a flag
  1948. * set in the hwmod data, inserted by the autogenerator code.
  1949. */
  1950. if (!strcmp(oh->name, MPU_INITIATOR_NAME))
  1951. mpu_oh = oh;
  1952. return 0;
  1953. }
  1954. /**
  1955. * _alloc_links - return allocated memory for hwmod links
  1956. * @ml: pointer to a struct omap_hwmod_link * for the master link
  1957. * @sl: pointer to a struct omap_hwmod_link * for the slave link
  1958. *
  1959. * Return pointers to two struct omap_hwmod_link records, via the
  1960. * addresses pointed to by @ml and @sl. Will first attempt to return
  1961. * memory allocated as part of a large initial block, but if that has
  1962. * been exhausted, will allocate memory itself. Since ideally this
  1963. * second allocation path will never occur, the number of these
  1964. * 'supplemental' allocations will be logged when debugging is
  1965. * enabled. Returns 0.
  1966. */
  1967. static int __init _alloc_links(struct omap_hwmod_link **ml,
  1968. struct omap_hwmod_link **sl)
  1969. {
  1970. unsigned int sz;
  1971. if ((free_ls + LINKS_PER_OCP_IF) <= max_ls) {
  1972. *ml = &linkspace[free_ls++];
  1973. *sl = &linkspace[free_ls++];
  1974. return 0;
  1975. }
  1976. sz = sizeof(struct omap_hwmod_link) * LINKS_PER_OCP_IF;
  1977. *sl = NULL;
  1978. *ml = alloc_bootmem(sz);
  1979. memset(*ml, 0, sz);
  1980. *sl = (void *)(*ml) + sizeof(struct omap_hwmod_link);
  1981. ls_supp++;
  1982. pr_debug("omap_hwmod: supplemental link allocations needed: %d\n",
  1983. ls_supp * LINKS_PER_OCP_IF);
  1984. return 0;
  1985. };
  1986. /**
  1987. * _add_link - add an interconnect between two IP blocks
  1988. * @oi: pointer to a struct omap_hwmod_ocp_if record
  1989. *
  1990. * Add struct omap_hwmod_link records connecting the master IP block
  1991. * specified in @oi->master to @oi, and connecting the slave IP block
  1992. * specified in @oi->slave to @oi. This code is assumed to run before
  1993. * preemption or SMP has been enabled, thus avoiding the need for
  1994. * locking in this code. Changes to this assumption will require
  1995. * additional locking. Returns 0.
  1996. */
  1997. static int __init _add_link(struct omap_hwmod_ocp_if *oi)
  1998. {
  1999. struct omap_hwmod_link *ml, *sl;
  2000. pr_debug("omap_hwmod: %s -> %s: adding link\n", oi->master->name,
  2001. oi->slave->name);
  2002. _alloc_links(&ml, &sl);
  2003. ml->ocp_if = oi;
  2004. INIT_LIST_HEAD(&ml->node);
  2005. list_add(&ml->node, &oi->master->master_ports);
  2006. oi->master->masters_cnt++;
  2007. sl->ocp_if = oi;
  2008. INIT_LIST_HEAD(&sl->node);
  2009. list_add(&sl->node, &oi->slave->slave_ports);
  2010. oi->slave->slaves_cnt++;
  2011. return 0;
  2012. }
  2013. /**
  2014. * _register_link - register a struct omap_hwmod_ocp_if
  2015. * @oi: struct omap_hwmod_ocp_if *
  2016. *
  2017. * Registers the omap_hwmod_ocp_if record @oi. Returns -EEXIST if it
  2018. * has already been registered; -EINVAL if @oi is NULL or if the
  2019. * record pointed to by @oi is missing required fields; or 0 upon
  2020. * success.
  2021. *
  2022. * XXX The data should be copied into bootmem, so the original data
  2023. * should be marked __initdata and freed after init. This would allow
  2024. * unneeded omap_hwmods to be freed on multi-OMAP configurations.
  2025. */
  2026. static int __init _register_link(struct omap_hwmod_ocp_if *oi)
  2027. {
  2028. if (!oi || !oi->master || !oi->slave || !oi->user)
  2029. return -EINVAL;
  2030. if (oi->_int_flags & _OCPIF_INT_FLAGS_REGISTERED)
  2031. return -EEXIST;
  2032. pr_debug("omap_hwmod: registering link from %s to %s\n",
  2033. oi->master->name, oi->slave->name);
  2034. /*
  2035. * Register the connected hwmods, if they haven't been
  2036. * registered already
  2037. */
  2038. if (oi->master->_state != _HWMOD_STATE_REGISTERED)
  2039. _register(oi->master);
  2040. if (oi->slave->_state != _HWMOD_STATE_REGISTERED)
  2041. _register(oi->slave);
  2042. _add_link(oi);
  2043. oi->_int_flags |= _OCPIF_INT_FLAGS_REGISTERED;
  2044. return 0;
  2045. }
  2046. /**
  2047. * _alloc_linkspace - allocate large block of hwmod links
  2048. * @ois: pointer to an array of struct omap_hwmod_ocp_if records to count
  2049. *
  2050. * Allocate a large block of struct omap_hwmod_link records. This
  2051. * improves boot time significantly by avoiding the need to allocate
  2052. * individual records one by one. If the number of records to
  2053. * allocate in the block hasn't been manually specified, this function
  2054. * will count the number of struct omap_hwmod_ocp_if records in @ois
  2055. * and use that to determine the allocation size. For SoC families
  2056. * that require multiple list registrations, such as OMAP3xxx, this
  2057. * estimation process isn't optimal, so manual estimation is advised
  2058. * in those cases. Returns -EEXIST if the allocation has already occurred
  2059. * or 0 upon success.
  2060. */
  2061. static int __init _alloc_linkspace(struct omap_hwmod_ocp_if **ois)
  2062. {
  2063. unsigned int i = 0;
  2064. unsigned int sz;
  2065. if (linkspace) {
  2066. WARN(1, "linkspace already allocated\n");
  2067. return -EEXIST;
  2068. }
  2069. if (max_ls == 0)
  2070. while (ois[i++])
  2071. max_ls += LINKS_PER_OCP_IF;
  2072. sz = sizeof(struct omap_hwmod_link) * max_ls;
  2073. pr_debug("omap_hwmod: %s: allocating %d byte linkspace (%d links)\n",
  2074. __func__, sz, max_ls);
  2075. linkspace = alloc_bootmem(sz);
  2076. memset(linkspace, 0, sz);
  2077. return 0;
  2078. }
  2079. /* Public functions */
  2080. u32 omap_hwmod_read(struct omap_hwmod *oh, u16 reg_offs)
  2081. {
  2082. if (oh->flags & HWMOD_16BIT_REG)
  2083. return __raw_readw(oh->_mpu_rt_va + reg_offs);
  2084. else
  2085. return __raw_readl(oh->_mpu_rt_va + reg_offs);
  2086. }
  2087. void omap_hwmod_write(u32 v, struct omap_hwmod *oh, u16 reg_offs)
  2088. {
  2089. if (oh->flags & HWMOD_16BIT_REG)
  2090. __raw_writew(v, oh->_mpu_rt_va + reg_offs);
  2091. else
  2092. __raw_writel(v, oh->_mpu_rt_va + reg_offs);
  2093. }
  2094. /**
  2095. * omap_hwmod_softreset - reset a module via SYSCONFIG.SOFTRESET bit
  2096. * @oh: struct omap_hwmod *
  2097. *
  2098. * This is a public function exposed to drivers. Some drivers may need to do
  2099. * some settings before and after resetting the device. Those drivers after
  2100. * doing the necessary settings could use this function to start a reset by
  2101. * setting the SYSCONFIG.SOFTRESET bit.
  2102. */
  2103. int omap_hwmod_softreset(struct omap_hwmod *oh)
  2104. {
  2105. u32 v;
  2106. int ret;
  2107. if (!oh || !(oh->_sysc_cache))
  2108. return -EINVAL;
  2109. v = oh->_sysc_cache;
  2110. ret = _set_softreset(oh, &v);
  2111. if (ret)
  2112. goto error;
  2113. _write_sysconfig(v, oh);
  2114. error:
  2115. return ret;
  2116. }
  2117. /**
  2118. * omap_hwmod_set_slave_idlemode - set the hwmod's OCP slave idlemode
  2119. * @oh: struct omap_hwmod *
  2120. * @idlemode: SIDLEMODE field bits (shifted to bit 0)
  2121. *
  2122. * Sets the IP block's OCP slave idlemode in hardware, and updates our
  2123. * local copy. Intended to be used by drivers that have some erratum
  2124. * that requires direct manipulation of the SIDLEMODE bits. Returns
  2125. * -EINVAL if @oh is null, or passes along the return value from
  2126. * _set_slave_idlemode().
  2127. *
  2128. * XXX Does this function have any current users? If not, we should
  2129. * remove it; it is better to let the rest of the hwmod code handle this.
  2130. * Any users of this function should be scrutinized carefully.
  2131. */
  2132. int omap_hwmod_set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode)
  2133. {
  2134. u32 v;
  2135. int retval = 0;
  2136. if (!oh)
  2137. return -EINVAL;
  2138. v = oh->_sysc_cache;
  2139. retval = _set_slave_idlemode(oh, idlemode, &v);
  2140. if (!retval)
  2141. _write_sysconfig(v, oh);
  2142. return retval;
  2143. }
  2144. /**
  2145. * omap_hwmod_lookup - look up a registered omap_hwmod by name
  2146. * @name: name of the omap_hwmod to look up
  2147. *
  2148. * Given a @name of an omap_hwmod, return a pointer to the registered
  2149. * struct omap_hwmod *, or NULL upon error.
  2150. */
  2151. struct omap_hwmod *omap_hwmod_lookup(const char *name)
  2152. {
  2153. struct omap_hwmod *oh;
  2154. if (!name)
  2155. return NULL;
  2156. oh = _lookup(name);
  2157. return oh;
  2158. }
  2159. /**
  2160. * omap_hwmod_for_each - call function for each registered omap_hwmod
  2161. * @fn: pointer to a callback function
  2162. * @data: void * data to pass to callback function
  2163. *
  2164. * Call @fn for each registered omap_hwmod, passing @data to each
  2165. * function. @fn must return 0 for success or any other value for
  2166. * failure. If @fn returns non-zero, the iteration across omap_hwmods
  2167. * will stop and the non-zero return value will be passed to the
  2168. * caller of omap_hwmod_for_each(). @fn is called with
  2169. * omap_hwmod_for_each() held.
  2170. */
  2171. int omap_hwmod_for_each(int (*fn)(struct omap_hwmod *oh, void *data),
  2172. void *data)
  2173. {
  2174. struct omap_hwmod *temp_oh;
  2175. int ret = 0;
  2176. if (!fn)
  2177. return -EINVAL;
  2178. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  2179. ret = (*fn)(temp_oh, data);
  2180. if (ret)
  2181. break;
  2182. }
  2183. return ret;
  2184. }
  2185. /**
  2186. * omap_hwmod_register - register an array of hwmods
  2187. * @ohs: pointer to an array of omap_hwmods to register
  2188. *
  2189. * Intended to be called early in boot before the clock framework is
  2190. * initialized. If @ohs is not null, will register all omap_hwmods
  2191. * listed in @ohs that are valid for this chip. Returns 0.
  2192. */
  2193. int __init omap_hwmod_register(struct omap_hwmod **ohs)
  2194. {
  2195. int r, i;
  2196. if (link_registration)
  2197. return -EINVAL;
  2198. if (!ohs)
  2199. return 0;
  2200. i = 0;
  2201. do {
  2202. r = _register(ohs[i]);
  2203. WARN(r, "omap_hwmod: %s: _register returned %d\n", ohs[i]->name,
  2204. r);
  2205. } while (ohs[++i]);
  2206. return 0;
  2207. }
  2208. /**
  2209. * omap_hwmod_register_links - register an array of hwmod links
  2210. * @ois: pointer to an array of omap_hwmod_ocp_if to register
  2211. *
  2212. * Intended to be called early in boot before the clock framework is
  2213. * initialized. If @ois is not null, will register all omap_hwmods
  2214. * listed in @ois that are valid for this chip. Returns 0.
  2215. */
  2216. int __init omap_hwmod_register_links(struct omap_hwmod_ocp_if **ois)
  2217. {
  2218. int r, i;
  2219. if (!ois)
  2220. return 0;
  2221. link_registration = true;
  2222. if (!linkspace) {
  2223. if (_alloc_linkspace(ois)) {
  2224. pr_err("omap_hwmod: could not allocate link space\n");
  2225. return -ENOMEM;
  2226. }
  2227. }
  2228. i = 0;
  2229. do {
  2230. r = _register_link(ois[i]);
  2231. WARN(r && r != -EEXIST,
  2232. "omap_hwmod: _register_link(%s -> %s) returned %d\n",
  2233. ois[i]->master->name, ois[i]->slave->name, r);
  2234. } while (ois[++i]);
  2235. return 0;
  2236. }
  2237. /**
  2238. * _ensure_mpu_hwmod_is_setup - ensure the MPU SS hwmod is init'ed and set up
  2239. * @oh: pointer to the hwmod currently being set up (usually not the MPU)
  2240. *
  2241. * If the hwmod data corresponding to the MPU subsystem IP block
  2242. * hasn't been initialized and set up yet, do so now. This must be
  2243. * done first since sleep dependencies may be added from other hwmods
  2244. * to the MPU. Intended to be called only by omap_hwmod_setup*(). No
  2245. * return value.
  2246. */
  2247. static void __init _ensure_mpu_hwmod_is_setup(struct omap_hwmod *oh)
  2248. {
  2249. if (!mpu_oh || mpu_oh->_state == _HWMOD_STATE_UNKNOWN)
  2250. pr_err("omap_hwmod: %s: MPU initiator hwmod %s not yet registered\n",
  2251. __func__, MPU_INITIATOR_NAME);
  2252. else if (mpu_oh->_state == _HWMOD_STATE_REGISTERED && oh != mpu_oh)
  2253. omap_hwmod_setup_one(MPU_INITIATOR_NAME);
  2254. }
  2255. /**
  2256. * omap_hwmod_setup_one - set up a single hwmod
  2257. * @oh_name: const char * name of the already-registered hwmod to set up
  2258. *
  2259. * Initialize and set up a single hwmod. Intended to be used for a
  2260. * small number of early devices, such as the timer IP blocks used for
  2261. * the scheduler clock. Must be called after omap2_clk_init().
  2262. * Resolves the struct clk names to struct clk pointers for each
  2263. * registered omap_hwmod. Also calls _setup() on each hwmod. Returns
  2264. * -EINVAL upon error or 0 upon success.
  2265. */
  2266. int __init omap_hwmod_setup_one(const char *oh_name)
  2267. {
  2268. struct omap_hwmod *oh;
  2269. pr_debug("omap_hwmod: %s: %s\n", oh_name, __func__);
  2270. oh = _lookup(oh_name);
  2271. if (!oh) {
  2272. WARN(1, "omap_hwmod: %s: hwmod not yet registered\n", oh_name);
  2273. return -EINVAL;
  2274. }
  2275. _ensure_mpu_hwmod_is_setup(oh);
  2276. _init(oh, NULL);
  2277. _setup(oh, NULL);
  2278. return 0;
  2279. }
  2280. /**
  2281. * omap_hwmod_setup_all - set up all registered IP blocks
  2282. *
  2283. * Initialize and set up all IP blocks registered with the hwmod code.
  2284. * Must be called after omap2_clk_init(). Resolves the struct clk
  2285. * names to struct clk pointers for each registered omap_hwmod. Also
  2286. * calls _setup() on each hwmod. Returns 0 upon success.
  2287. */
  2288. static int __init omap_hwmod_setup_all(void)
  2289. {
  2290. _ensure_mpu_hwmod_is_setup(NULL);
  2291. omap_hwmod_for_each(_init, NULL);
  2292. omap_hwmod_for_each(_setup, NULL);
  2293. return 0;
  2294. }
  2295. core_initcall(omap_hwmod_setup_all);
  2296. /**
  2297. * omap_hwmod_enable - enable an omap_hwmod
  2298. * @oh: struct omap_hwmod *
  2299. *
  2300. * Enable an omap_hwmod @oh. Intended to be called by omap_device_enable().
  2301. * Returns -EINVAL on error or passes along the return value from _enable().
  2302. */
  2303. int omap_hwmod_enable(struct omap_hwmod *oh)
  2304. {
  2305. int r;
  2306. unsigned long flags;
  2307. if (!oh)
  2308. return -EINVAL;
  2309. spin_lock_irqsave(&oh->_lock, flags);
  2310. r = _enable(oh);
  2311. spin_unlock_irqrestore(&oh->_lock, flags);
  2312. return r;
  2313. }
  2314. /**
  2315. * omap_hwmod_idle - idle an omap_hwmod
  2316. * @oh: struct omap_hwmod *
  2317. *
  2318. * Idle an omap_hwmod @oh. Intended to be called by omap_device_idle().
  2319. * Returns -EINVAL on error or passes along the return value from _idle().
  2320. */
  2321. int omap_hwmod_idle(struct omap_hwmod *oh)
  2322. {
  2323. unsigned long flags;
  2324. if (!oh)
  2325. return -EINVAL;
  2326. spin_lock_irqsave(&oh->_lock, flags);
  2327. _idle(oh);
  2328. spin_unlock_irqrestore(&oh->_lock, flags);
  2329. return 0;
  2330. }
  2331. /**
  2332. * omap_hwmod_shutdown - shutdown an omap_hwmod
  2333. * @oh: struct omap_hwmod *
  2334. *
  2335. * Shutdown an omap_hwmod @oh. Intended to be called by
  2336. * omap_device_shutdown(). Returns -EINVAL on error or passes along
  2337. * the return value from _shutdown().
  2338. */
  2339. int omap_hwmod_shutdown(struct omap_hwmod *oh)
  2340. {
  2341. unsigned long flags;
  2342. if (!oh)
  2343. return -EINVAL;
  2344. spin_lock_irqsave(&oh->_lock, flags);
  2345. _shutdown(oh);
  2346. spin_unlock_irqrestore(&oh->_lock, flags);
  2347. return 0;
  2348. }
  2349. /**
  2350. * omap_hwmod_enable_clocks - enable main_clk, all interface clocks
  2351. * @oh: struct omap_hwmod *oh
  2352. *
  2353. * Intended to be called by the omap_device code.
  2354. */
  2355. int omap_hwmod_enable_clocks(struct omap_hwmod *oh)
  2356. {
  2357. unsigned long flags;
  2358. spin_lock_irqsave(&oh->_lock, flags);
  2359. _enable_clocks(oh);
  2360. spin_unlock_irqrestore(&oh->_lock, flags);
  2361. return 0;
  2362. }
  2363. /**
  2364. * omap_hwmod_disable_clocks - disable main_clk, all interface clocks
  2365. * @oh: struct omap_hwmod *oh
  2366. *
  2367. * Intended to be called by the omap_device code.
  2368. */
  2369. int omap_hwmod_disable_clocks(struct omap_hwmod *oh)
  2370. {
  2371. unsigned long flags;
  2372. spin_lock_irqsave(&oh->_lock, flags);
  2373. _disable_clocks(oh);
  2374. spin_unlock_irqrestore(&oh->_lock, flags);
  2375. return 0;
  2376. }
  2377. /**
  2378. * omap_hwmod_ocp_barrier - wait for posted writes against the hwmod to complete
  2379. * @oh: struct omap_hwmod *oh
  2380. *
  2381. * Intended to be called by drivers and core code when all posted
  2382. * writes to a device must complete before continuing further
  2383. * execution (for example, after clearing some device IRQSTATUS
  2384. * register bits)
  2385. *
  2386. * XXX what about targets with multiple OCP threads?
  2387. */
  2388. void omap_hwmod_ocp_barrier(struct omap_hwmod *oh)
  2389. {
  2390. BUG_ON(!oh);
  2391. if (!oh->class->sysc || !oh->class->sysc->sysc_flags) {
  2392. WARN(1, "omap_device: %s: OCP barrier impossible due to device configuration\n",
  2393. oh->name);
  2394. return;
  2395. }
  2396. /*
  2397. * Forces posted writes to complete on the OCP thread handling
  2398. * register writes
  2399. */
  2400. omap_hwmod_read(oh, oh->class->sysc->sysc_offs);
  2401. }
  2402. /**
  2403. * omap_hwmod_reset - reset the hwmod
  2404. * @oh: struct omap_hwmod *
  2405. *
  2406. * Under some conditions, a driver may wish to reset the entire device.
  2407. * Called from omap_device code. Returns -EINVAL on error or passes along
  2408. * the return value from _reset().
  2409. */
  2410. int omap_hwmod_reset(struct omap_hwmod *oh)
  2411. {
  2412. int r;
  2413. unsigned long flags;
  2414. if (!oh)
  2415. return -EINVAL;
  2416. spin_lock_irqsave(&oh->_lock, flags);
  2417. r = _reset(oh);
  2418. spin_unlock_irqrestore(&oh->_lock, flags);
  2419. return r;
  2420. }
  2421. /*
  2422. * IP block data retrieval functions
  2423. */
  2424. /**
  2425. * omap_hwmod_count_resources - count number of struct resources needed by hwmod
  2426. * @oh: struct omap_hwmod *
  2427. * @res: pointer to the first element of an array of struct resource to fill
  2428. *
  2429. * Count the number of struct resource array elements necessary to
  2430. * contain omap_hwmod @oh resources. Intended to be called by code
  2431. * that registers omap_devices. Intended to be used to determine the
  2432. * size of a dynamically-allocated struct resource array, before
  2433. * calling omap_hwmod_fill_resources(). Returns the number of struct
  2434. * resource array elements needed.
  2435. *
  2436. * XXX This code is not optimized. It could attempt to merge adjacent
  2437. * resource IDs.
  2438. *
  2439. */
  2440. int omap_hwmod_count_resources(struct omap_hwmod *oh)
  2441. {
  2442. struct omap_hwmod_ocp_if *os;
  2443. struct list_head *p = NULL;
  2444. int ret;
  2445. int i = 0;
  2446. ret = _count_mpu_irqs(oh) + _count_sdma_reqs(oh);
  2447. if (link_registration)
  2448. p = oh->slave_ports.next;
  2449. while (i < oh->slaves_cnt) {
  2450. os = _fetch_next_ocp_if(&p, oh->slaves, &i);
  2451. ret += _count_ocp_if_addr_spaces(os);
  2452. }
  2453. return ret;
  2454. }
  2455. /**
  2456. * omap_hwmod_fill_resources - fill struct resource array with hwmod data
  2457. * @oh: struct omap_hwmod *
  2458. * @res: pointer to the first element of an array of struct resource to fill
  2459. *
  2460. * Fill the struct resource array @res with resource data from the
  2461. * omap_hwmod @oh. Intended to be called by code that registers
  2462. * omap_devices. See also omap_hwmod_count_resources(). Returns the
  2463. * number of array elements filled.
  2464. */
  2465. int omap_hwmod_fill_resources(struct omap_hwmod *oh, struct resource *res)
  2466. {
  2467. struct omap_hwmod_ocp_if *os;
  2468. struct list_head *p = NULL;
  2469. int i, j, mpu_irqs_cnt, sdma_reqs_cnt, addr_cnt;
  2470. int r = 0;
  2471. /* For each IRQ, DMA, memory area, fill in array.*/
  2472. mpu_irqs_cnt = _count_mpu_irqs(oh);
  2473. for (i = 0; i < mpu_irqs_cnt; i++) {
  2474. (res + r)->name = (oh->mpu_irqs + i)->name;
  2475. (res + r)->start = (oh->mpu_irqs + i)->irq;
  2476. (res + r)->end = (oh->mpu_irqs + i)->irq;
  2477. (res + r)->flags = IORESOURCE_IRQ;
  2478. r++;
  2479. }
  2480. sdma_reqs_cnt = _count_sdma_reqs(oh);
  2481. for (i = 0; i < sdma_reqs_cnt; i++) {
  2482. (res + r)->name = (oh->sdma_reqs + i)->name;
  2483. (res + r)->start = (oh->sdma_reqs + i)->dma_req;
  2484. (res + r)->end = (oh->sdma_reqs + i)->dma_req;
  2485. (res + r)->flags = IORESOURCE_DMA;
  2486. r++;
  2487. }
  2488. if (link_registration)
  2489. p = oh->slave_ports.next;
  2490. i = 0;
  2491. while (i < oh->slaves_cnt) {
  2492. os = _fetch_next_ocp_if(&p, oh->slaves, &i);
  2493. addr_cnt = _count_ocp_if_addr_spaces(os);
  2494. for (j = 0; j < addr_cnt; j++) {
  2495. (res + r)->name = (os->addr + j)->name;
  2496. (res + r)->start = (os->addr + j)->pa_start;
  2497. (res + r)->end = (os->addr + j)->pa_end;
  2498. (res + r)->flags = IORESOURCE_MEM;
  2499. r++;
  2500. }
  2501. }
  2502. return r;
  2503. }
  2504. /**
  2505. * omap_hwmod_get_resource_byname - fetch IP block integration data by name
  2506. * @oh: struct omap_hwmod * to operate on
  2507. * @type: one of the IORESOURCE_* constants from include/linux/ioport.h
  2508. * @name: pointer to the name of the data to fetch (optional)
  2509. * @rsrc: pointer to a struct resource, allocated by the caller
  2510. *
  2511. * Retrieve MPU IRQ, SDMA request line, or address space start/end
  2512. * data for the IP block pointed to by @oh. The data will be filled
  2513. * into a struct resource record pointed to by @rsrc. The struct
  2514. * resource must be allocated by the caller. When @name is non-null,
  2515. * the data associated with the matching entry in the IRQ/SDMA/address
  2516. * space hwmod data arrays will be returned. If @name is null, the
  2517. * first array entry will be returned. Data order is not meaningful
  2518. * in hwmod data, so callers are strongly encouraged to use a non-null
  2519. * @name whenever possible to avoid unpredictable effects if hwmod
  2520. * data is later added that causes data ordering to change. This
  2521. * function is only intended for use by OMAP core code. Device
  2522. * drivers should not call this function - the appropriate bus-related
  2523. * data accessor functions should be used instead. Returns 0 upon
  2524. * success or a negative error code upon error.
  2525. */
  2526. int omap_hwmod_get_resource_byname(struct omap_hwmod *oh, unsigned int type,
  2527. const char *name, struct resource *rsrc)
  2528. {
  2529. int r;
  2530. unsigned int irq, dma;
  2531. u32 pa_start, pa_end;
  2532. if (!oh || !rsrc)
  2533. return -EINVAL;
  2534. if (type == IORESOURCE_IRQ) {
  2535. r = _get_mpu_irq_by_name(oh, name, &irq);
  2536. if (r)
  2537. return r;
  2538. rsrc->start = irq;
  2539. rsrc->end = irq;
  2540. } else if (type == IORESOURCE_DMA) {
  2541. r = _get_sdma_req_by_name(oh, name, &dma);
  2542. if (r)
  2543. return r;
  2544. rsrc->start = dma;
  2545. rsrc->end = dma;
  2546. } else if (type == IORESOURCE_MEM) {
  2547. r = _get_addr_space_by_name(oh, name, &pa_start, &pa_end);
  2548. if (r)
  2549. return r;
  2550. rsrc->start = pa_start;
  2551. rsrc->end = pa_end;
  2552. } else {
  2553. return -EINVAL;
  2554. }
  2555. rsrc->flags = type;
  2556. rsrc->name = name;
  2557. return 0;
  2558. }
  2559. /**
  2560. * omap_hwmod_get_pwrdm - return pointer to this module's main powerdomain
  2561. * @oh: struct omap_hwmod *
  2562. *
  2563. * Return the powerdomain pointer associated with the OMAP module
  2564. * @oh's main clock. If @oh does not have a main clk, return the
  2565. * powerdomain associated with the interface clock associated with the
  2566. * module's MPU port. (XXX Perhaps this should use the SDMA port
  2567. * instead?) Returns NULL on error, or a struct powerdomain * on
  2568. * success.
  2569. */
  2570. struct powerdomain *omap_hwmod_get_pwrdm(struct omap_hwmod *oh)
  2571. {
  2572. struct clk *c;
  2573. struct omap_hwmod_ocp_if *oi;
  2574. if (!oh)
  2575. return NULL;
  2576. if (oh->_clk) {
  2577. c = oh->_clk;
  2578. } else {
  2579. oi = _find_mpu_rt_port(oh);
  2580. if (!oi)
  2581. return NULL;
  2582. c = oi->_clk;
  2583. }
  2584. if (!c->clkdm)
  2585. return NULL;
  2586. return c->clkdm->pwrdm.ptr;
  2587. }
  2588. /**
  2589. * omap_hwmod_get_mpu_rt_va - return the module's base address (for the MPU)
  2590. * @oh: struct omap_hwmod *
  2591. *
  2592. * Returns the virtual address corresponding to the beginning of the
  2593. * module's register target, in the address range that is intended to
  2594. * be used by the MPU. Returns the virtual address upon success or NULL
  2595. * upon error.
  2596. */
  2597. void __iomem *omap_hwmod_get_mpu_rt_va(struct omap_hwmod *oh)
  2598. {
  2599. if (!oh)
  2600. return NULL;
  2601. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  2602. return NULL;
  2603. if (oh->_state == _HWMOD_STATE_UNKNOWN)
  2604. return NULL;
  2605. return oh->_mpu_rt_va;
  2606. }
  2607. /**
  2608. * omap_hwmod_add_initiator_dep - add sleepdep from @init_oh to @oh
  2609. * @oh: struct omap_hwmod *
  2610. * @init_oh: struct omap_hwmod * (initiator)
  2611. *
  2612. * Add a sleep dependency between the initiator @init_oh and @oh.
  2613. * Intended to be called by DSP/Bridge code via platform_data for the
  2614. * DSP case; and by the DMA code in the sDMA case. DMA code, *Bridge
  2615. * code needs to add/del initiator dependencies dynamically
  2616. * before/after accessing a device. Returns the return value from
  2617. * _add_initiator_dep().
  2618. *
  2619. * XXX Keep a usecount in the clockdomain code
  2620. */
  2621. int omap_hwmod_add_initiator_dep(struct omap_hwmod *oh,
  2622. struct omap_hwmod *init_oh)
  2623. {
  2624. return _add_initiator_dep(oh, init_oh);
  2625. }
  2626. /*
  2627. * XXX what about functions for drivers to save/restore ocp_sysconfig
  2628. * for context save/restore operations?
  2629. */
  2630. /**
  2631. * omap_hwmod_del_initiator_dep - remove sleepdep from @init_oh to @oh
  2632. * @oh: struct omap_hwmod *
  2633. * @init_oh: struct omap_hwmod * (initiator)
  2634. *
  2635. * Remove a sleep dependency between the initiator @init_oh and @oh.
  2636. * Intended to be called by DSP/Bridge code via platform_data for the
  2637. * DSP case; and by the DMA code in the sDMA case. DMA code, *Bridge
  2638. * code needs to add/del initiator dependencies dynamically
  2639. * before/after accessing a device. Returns the return value from
  2640. * _del_initiator_dep().
  2641. *
  2642. * XXX Keep a usecount in the clockdomain code
  2643. */
  2644. int omap_hwmod_del_initiator_dep(struct omap_hwmod *oh,
  2645. struct omap_hwmod *init_oh)
  2646. {
  2647. return _del_initiator_dep(oh, init_oh);
  2648. }
  2649. /**
  2650. * omap_hwmod_enable_wakeup - allow device to wake up the system
  2651. * @oh: struct omap_hwmod *
  2652. *
  2653. * Sets the module OCP socket ENAWAKEUP bit to allow the module to
  2654. * send wakeups to the PRCM, and enable I/O ring wakeup events for
  2655. * this IP block if it has dynamic mux entries. Eventually this
  2656. * should set PRCM wakeup registers to cause the PRCM to receive
  2657. * wakeup events from the module. Does not set any wakeup routing
  2658. * registers beyond this point - if the module is to wake up any other
  2659. * module or subsystem, that must be set separately. Called by
  2660. * omap_device code. Returns -EINVAL on error or 0 upon success.
  2661. */
  2662. int omap_hwmod_enable_wakeup(struct omap_hwmod *oh)
  2663. {
  2664. unsigned long flags;
  2665. u32 v;
  2666. spin_lock_irqsave(&oh->_lock, flags);
  2667. if (oh->class->sysc &&
  2668. (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)) {
  2669. v = oh->_sysc_cache;
  2670. _enable_wakeup(oh, &v);
  2671. _write_sysconfig(v, oh);
  2672. }
  2673. _set_idle_ioring_wakeup(oh, true);
  2674. spin_unlock_irqrestore(&oh->_lock, flags);
  2675. return 0;
  2676. }
  2677. /**
  2678. * omap_hwmod_disable_wakeup - prevent device from waking the system
  2679. * @oh: struct omap_hwmod *
  2680. *
  2681. * Clears the module OCP socket ENAWAKEUP bit to prevent the module
  2682. * from sending wakeups to the PRCM, and disable I/O ring wakeup
  2683. * events for this IP block if it has dynamic mux entries. Eventually
  2684. * this should clear PRCM wakeup registers to cause the PRCM to ignore
  2685. * wakeup events from the module. Does not set any wakeup routing
  2686. * registers beyond this point - if the module is to wake up any other
  2687. * module or subsystem, that must be set separately. Called by
  2688. * omap_device code. Returns -EINVAL on error or 0 upon success.
  2689. */
  2690. int omap_hwmod_disable_wakeup(struct omap_hwmod *oh)
  2691. {
  2692. unsigned long flags;
  2693. u32 v;
  2694. spin_lock_irqsave(&oh->_lock, flags);
  2695. if (oh->class->sysc &&
  2696. (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)) {
  2697. v = oh->_sysc_cache;
  2698. _disable_wakeup(oh, &v);
  2699. _write_sysconfig(v, oh);
  2700. }
  2701. _set_idle_ioring_wakeup(oh, false);
  2702. spin_unlock_irqrestore(&oh->_lock, flags);
  2703. return 0;
  2704. }
  2705. /**
  2706. * omap_hwmod_assert_hardreset - assert the HW reset line of submodules
  2707. * contained in the hwmod module.
  2708. * @oh: struct omap_hwmod *
  2709. * @name: name of the reset line to lookup and assert
  2710. *
  2711. * Some IP like dsp, ipu or iva contain processor that require
  2712. * an HW reset line to be assert / deassert in order to enable fully
  2713. * the IP. Returns -EINVAL if @oh is null or if the operation is not
  2714. * yet supported on this OMAP; otherwise, passes along the return value
  2715. * from _assert_hardreset().
  2716. */
  2717. int omap_hwmod_assert_hardreset(struct omap_hwmod *oh, const char *name)
  2718. {
  2719. int ret;
  2720. unsigned long flags;
  2721. if (!oh)
  2722. return -EINVAL;
  2723. spin_lock_irqsave(&oh->_lock, flags);
  2724. ret = _assert_hardreset(oh, name);
  2725. spin_unlock_irqrestore(&oh->_lock, flags);
  2726. return ret;
  2727. }
  2728. /**
  2729. * omap_hwmod_deassert_hardreset - deassert the HW reset line of submodules
  2730. * contained in the hwmod module.
  2731. * @oh: struct omap_hwmod *
  2732. * @name: name of the reset line to look up and deassert
  2733. *
  2734. * Some IP like dsp, ipu or iva contain processor that require
  2735. * an HW reset line to be assert / deassert in order to enable fully
  2736. * the IP. Returns -EINVAL if @oh is null or if the operation is not
  2737. * yet supported on this OMAP; otherwise, passes along the return value
  2738. * from _deassert_hardreset().
  2739. */
  2740. int omap_hwmod_deassert_hardreset(struct omap_hwmod *oh, const char *name)
  2741. {
  2742. int ret;
  2743. unsigned long flags;
  2744. if (!oh)
  2745. return -EINVAL;
  2746. spin_lock_irqsave(&oh->_lock, flags);
  2747. ret = _deassert_hardreset(oh, name);
  2748. spin_unlock_irqrestore(&oh->_lock, flags);
  2749. return ret;
  2750. }
  2751. /**
  2752. * omap_hwmod_read_hardreset - read the HW reset line state of submodules
  2753. * contained in the hwmod module
  2754. * @oh: struct omap_hwmod *
  2755. * @name: name of the reset line to look up and read
  2756. *
  2757. * Return the current state of the hwmod @oh's reset line named @name:
  2758. * returns -EINVAL upon parameter error or if this operation
  2759. * is unsupported on the current OMAP; otherwise, passes along the return
  2760. * value from _read_hardreset().
  2761. */
  2762. int omap_hwmod_read_hardreset(struct omap_hwmod *oh, const char *name)
  2763. {
  2764. int ret;
  2765. unsigned long flags;
  2766. if (!oh)
  2767. return -EINVAL;
  2768. spin_lock_irqsave(&oh->_lock, flags);
  2769. ret = _read_hardreset(oh, name);
  2770. spin_unlock_irqrestore(&oh->_lock, flags);
  2771. return ret;
  2772. }
  2773. /**
  2774. * omap_hwmod_for_each_by_class - call @fn for each hwmod of class @classname
  2775. * @classname: struct omap_hwmod_class name to search for
  2776. * @fn: callback function pointer to call for each hwmod in class @classname
  2777. * @user: arbitrary context data to pass to the callback function
  2778. *
  2779. * For each omap_hwmod of class @classname, call @fn.
  2780. * If the callback function returns something other than
  2781. * zero, the iterator is terminated, and the callback function's return
  2782. * value is passed back to the caller. Returns 0 upon success, -EINVAL
  2783. * if @classname or @fn are NULL, or passes back the error code from @fn.
  2784. */
  2785. int omap_hwmod_for_each_by_class(const char *classname,
  2786. int (*fn)(struct omap_hwmod *oh,
  2787. void *user),
  2788. void *user)
  2789. {
  2790. struct omap_hwmod *temp_oh;
  2791. int ret = 0;
  2792. if (!classname || !fn)
  2793. return -EINVAL;
  2794. pr_debug("omap_hwmod: %s: looking for modules of class %s\n",
  2795. __func__, classname);
  2796. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  2797. if (!strcmp(temp_oh->class->name, classname)) {
  2798. pr_debug("omap_hwmod: %s: %s: calling callback fn\n",
  2799. __func__, temp_oh->name);
  2800. ret = (*fn)(temp_oh, user);
  2801. if (ret)
  2802. break;
  2803. }
  2804. }
  2805. if (ret)
  2806. pr_debug("omap_hwmod: %s: iterator terminated early: %d\n",
  2807. __func__, ret);
  2808. return ret;
  2809. }
  2810. /**
  2811. * omap_hwmod_set_postsetup_state - set the post-_setup() state for this hwmod
  2812. * @oh: struct omap_hwmod *
  2813. * @state: state that _setup() should leave the hwmod in
  2814. *
  2815. * Sets the hwmod state that @oh will enter at the end of _setup()
  2816. * (called by omap_hwmod_setup_*()). See also the documentation
  2817. * for _setup_postsetup(), above. Returns 0 upon success or
  2818. * -EINVAL if there is a problem with the arguments or if the hwmod is
  2819. * in the wrong state.
  2820. */
  2821. int omap_hwmod_set_postsetup_state(struct omap_hwmod *oh, u8 state)
  2822. {
  2823. int ret;
  2824. unsigned long flags;
  2825. if (!oh)
  2826. return -EINVAL;
  2827. if (state != _HWMOD_STATE_DISABLED &&
  2828. state != _HWMOD_STATE_ENABLED &&
  2829. state != _HWMOD_STATE_IDLE)
  2830. return -EINVAL;
  2831. spin_lock_irqsave(&oh->_lock, flags);
  2832. if (oh->_state != _HWMOD_STATE_REGISTERED) {
  2833. ret = -EINVAL;
  2834. goto ohsps_unlock;
  2835. }
  2836. oh->_postsetup_state = state;
  2837. ret = 0;
  2838. ohsps_unlock:
  2839. spin_unlock_irqrestore(&oh->_lock, flags);
  2840. return ret;
  2841. }
  2842. /**
  2843. * omap_hwmod_get_context_loss_count - get lost context count
  2844. * @oh: struct omap_hwmod *
  2845. *
  2846. * Query the powerdomain of of @oh to get the context loss
  2847. * count for this device.
  2848. *
  2849. * Returns the context loss count of the powerdomain assocated with @oh
  2850. * upon success, or zero if no powerdomain exists for @oh.
  2851. */
  2852. int omap_hwmod_get_context_loss_count(struct omap_hwmod *oh)
  2853. {
  2854. struct powerdomain *pwrdm;
  2855. int ret = 0;
  2856. pwrdm = omap_hwmod_get_pwrdm(oh);
  2857. if (pwrdm)
  2858. ret = pwrdm_get_context_loss_count(pwrdm);
  2859. return ret;
  2860. }
  2861. /**
  2862. * omap_hwmod_no_setup_reset - prevent a hwmod from being reset upon setup
  2863. * @oh: struct omap_hwmod *
  2864. *
  2865. * Prevent the hwmod @oh from being reset during the setup process.
  2866. * Intended for use by board-*.c files on boards with devices that
  2867. * cannot tolerate being reset. Must be called before the hwmod has
  2868. * been set up. Returns 0 upon success or negative error code upon
  2869. * failure.
  2870. */
  2871. int omap_hwmod_no_setup_reset(struct omap_hwmod *oh)
  2872. {
  2873. if (!oh)
  2874. return -EINVAL;
  2875. if (oh->_state != _HWMOD_STATE_REGISTERED) {
  2876. pr_err("omap_hwmod: %s: cannot prevent setup reset; in wrong state\n",
  2877. oh->name);
  2878. return -EINVAL;
  2879. }
  2880. oh->flags |= HWMOD_INIT_NO_RESET;
  2881. return 0;
  2882. }
  2883. /**
  2884. * omap_hwmod_pad_route_irq - route an I/O pad wakeup to a particular MPU IRQ
  2885. * @oh: struct omap_hwmod * containing hwmod mux entries
  2886. * @pad_idx: array index in oh->mux of the hwmod mux entry to route wakeup
  2887. * @irq_idx: the hwmod mpu_irqs array index of the IRQ to trigger on wakeup
  2888. *
  2889. * When an I/O pad wakeup arrives for the dynamic or wakeup hwmod mux
  2890. * entry number @pad_idx for the hwmod @oh, trigger the interrupt
  2891. * service routine for the hwmod's mpu_irqs array index @irq_idx. If
  2892. * this function is not called for a given pad_idx, then the ISR
  2893. * associated with @oh's first MPU IRQ will be triggered when an I/O
  2894. * pad wakeup occurs on that pad. Note that @pad_idx is the index of
  2895. * the _dynamic or wakeup_ entry: if there are other entries not
  2896. * marked with OMAP_DEVICE_PAD_WAKEUP or OMAP_DEVICE_PAD_REMUX, these
  2897. * entries are NOT COUNTED in the dynamic pad index. This function
  2898. * must be called separately for each pad that requires its interrupt
  2899. * to be re-routed this way. Returns -EINVAL if there is an argument
  2900. * problem or if @oh does not have hwmod mux entries or MPU IRQs;
  2901. * returns -ENOMEM if memory cannot be allocated; or 0 upon success.
  2902. *
  2903. * XXX This function interface is fragile. Rather than using array
  2904. * indexes, which are subject to unpredictable change, it should be
  2905. * using hwmod IRQ names, and some other stable key for the hwmod mux
  2906. * pad records.
  2907. */
  2908. int omap_hwmod_pad_route_irq(struct omap_hwmod *oh, int pad_idx, int irq_idx)
  2909. {
  2910. int nr_irqs;
  2911. might_sleep();
  2912. if (!oh || !oh->mux || !oh->mpu_irqs || pad_idx < 0 ||
  2913. pad_idx >= oh->mux->nr_pads_dynamic)
  2914. return -EINVAL;
  2915. /* Check the number of available mpu_irqs */
  2916. for (nr_irqs = 0; oh->mpu_irqs[nr_irqs].irq >= 0; nr_irqs++)
  2917. ;
  2918. if (irq_idx >= nr_irqs)
  2919. return -EINVAL;
  2920. if (!oh->mux->irqs) {
  2921. /* XXX What frees this? */
  2922. oh->mux->irqs = kzalloc(sizeof(int) * oh->mux->nr_pads_dynamic,
  2923. GFP_KERNEL);
  2924. if (!oh->mux->irqs)
  2925. return -ENOMEM;
  2926. }
  2927. oh->mux->irqs[pad_idx] = irq_idx;
  2928. return 0;
  2929. }