irqs.h 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. /* linux/arch/arm/mach-s5p6440/include/mach/irqs.h
  2. *
  3. * Copyright 2009 Samsung Electronics Co., Ltd.
  4. * http://www.samsung.com/
  5. *
  6. * S5P6440 - IRQ definitions
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #ifndef __ASM_ARCH_S5P_IRQS_H
  13. #define __ASM_ARCH_S5P_IRQS_H __FILE__
  14. #include <plat/irqs.h>
  15. /* VIC0 */
  16. #define IRQ_EINT0_3 S5P_IRQ_VIC0(0)
  17. #define IRQ_EINT4_11 S5P_IRQ_VIC0(1)
  18. #define IRQ_RTC_TIC S5P_IRQ_VIC0(2)
  19. #define IRQ_IIC1 S5P_IRQ_VIC0(5)
  20. #define IRQ_I2SV40 S5P_IRQ_VIC0(6)
  21. #define IRQ_GPS S5P_IRQ_VIC0(7)
  22. #define IRQ_POST0 S5P_IRQ_VIC0(9)
  23. #define IRQ_2D S5P_IRQ_VIC0(11)
  24. #define IRQ_TIMER0_VIC S5P_IRQ_VIC0(23)
  25. #define IRQ_TIMER1_VIC S5P_IRQ_VIC0(24)
  26. #define IRQ_TIMER2_VIC S5P_IRQ_VIC0(25)
  27. #define IRQ_WDT S5P_IRQ_VIC0(26)
  28. #define IRQ_TIMER3_VIC S5P_IRQ_VIC0(27)
  29. #define IRQ_TIMER4_VIC S5P_IRQ_VIC0(28)
  30. #define IRQ_DISPCON0 S5P_IRQ_VIC0(29)
  31. #define IRQ_DISPCON1 S5P_IRQ_VIC0(30)
  32. #define IRQ_DISPCON2 S5P_IRQ_VIC0(31)
  33. /* VIC1 */
  34. #define IRQ_EINT12_15 S5P_IRQ_VIC1(0)
  35. #define IRQ_PCM0 S5P_IRQ_VIC1(2)
  36. #define IRQ_UART0 S5P_IRQ_VIC1(5)
  37. #define IRQ_UART1 S5P_IRQ_VIC1(6)
  38. #define IRQ_UART2 S5P_IRQ_VIC1(7)
  39. #define IRQ_UART3 S5P_IRQ_VIC1(8)
  40. #define IRQ_DMA0 S5P_IRQ_VIC1(9)
  41. #define IRQ_NFC S5P_IRQ_VIC1(13)
  42. #define IRQ_SPI0 S5P_IRQ_VIC1(16)
  43. #define IRQ_SPI1 S5P_IRQ_VIC1(17)
  44. #define IRQ_IIC S5P_IRQ_VIC1(18)
  45. #define IRQ_DISPCON3 S5P_IRQ_VIC1(19)
  46. #define IRQ_FIMGVG S5P_IRQ_VIC1(20)
  47. #define IRQ_EINT_GROUPS S5P_IRQ_VIC1(21)
  48. #define IRQ_PMU S5P_IRQ_VIC1(23)
  49. #define IRQ_HSMMC0 S5P_IRQ_VIC1(24)
  50. #define IRQ_HSMMC1 S5P_IRQ_VIC1(25)
  51. #define IRQ_HSMMC2 IRQ_SPI1 /* shared with SPI1 */
  52. #define IRQ_OTG S5P_IRQ_VIC1(26)
  53. #define IRQ_DSI S5P_IRQ_VIC1(27)
  54. #define IRQ_RTC_ALARM S5P_IRQ_VIC1(28)
  55. #define IRQ_TSI S5P_IRQ_VIC1(29)
  56. #define IRQ_PENDN S5P_IRQ_VIC1(30)
  57. #define IRQ_TC IRQ_PENDN
  58. #define IRQ_ADC S5P_IRQ_VIC1(31)
  59. /*
  60. * Since the IRQ_EINT(x) are a linear mapping on s5p6440 we just defined
  61. * them as an IRQ_EINT(x) macro from S5P_IRQ_EINT_BASE which we place
  62. * after the pair of VICs.
  63. */
  64. #define S5P_IRQ_EINT_BASE (S5P_IRQ_VIC1(31) + 6)
  65. #define S5P_EINT(x) ((x) + S5P_IRQ_EINT_BASE)
  66. #define S5P_EINT_BASE1 (S5P_IRQ_EINT_BASE)
  67. /*
  68. * S5P6440 has 0-15 external interrupts in group 0. Only these can be used
  69. * to wake up from sleep. If request is beyond this range, by mistake, a large
  70. * return value for an irq number should be indication of something amiss.
  71. */
  72. #define S5P_EINT_BASE2 (0xf0000000)
  73. /*
  74. * Next the external interrupt groups. These are similar to the IRQ_EINT(x)
  75. * that they are sourced from the GPIO pins but with a different scheme for
  76. * priority and source indication.
  77. *
  78. * The IRQ_EINT(x) can be thought of as 'group 0' of the available GPIO
  79. * interrupts, but for historical reasons they are kept apart from these
  80. * next interrupts.
  81. *
  82. * Use IRQ_EINT_GROUP(group, offset) to get the number for use in the
  83. * machine specific support files.
  84. */
  85. /* Actually, #6 and #7 are missing in the EINT_GROUP1 */
  86. #define IRQ_EINT_GROUP1_NR (15)
  87. #define IRQ_EINT_GROUP2_NR (8)
  88. #define IRQ_EINT_GROUP5_NR (7)
  89. #define IRQ_EINT_GROUP6_NR (10)
  90. /* Actually, #0, #1 and #2 are missing in the EINT_GROUP8 */
  91. #define IRQ_EINT_GROUP8_NR (11)
  92. #define IRQ_EINT_GROUP_BASE S5P_EINT(16)
  93. #define IRQ_EINT_GROUP1_BASE (IRQ_EINT_GROUP_BASE + 0)
  94. #define IRQ_EINT_GROUP2_BASE (IRQ_EINT_GROUP1_BASE + IRQ_EINT_GROUP1_NR)
  95. #define IRQ_EINT_GROUP5_BASE (IRQ_EINT_GROUP2_BASE + IRQ_EINT_GROUP2_NR)
  96. #define IRQ_EINT_GROUP6_BASE (IRQ_EINT_GROUP5_BASE + IRQ_EINT_GROUP5_NR)
  97. #define IRQ_EINT_GROUP8_BASE (IRQ_EINT_GROUP6_BASE + IRQ_EINT_GROUP6_NR)
  98. #define IRQ_EINT_GROUP(grp, x) (IRQ_EINT_GROUP##grp##_BASE + (x))
  99. /* Set the default NR_IRQS */
  100. #define NR_IRQS (IRQ_EINT_GROUP8_BASE + IRQ_EINT_GROUP8_NR + 1)
  101. #endif /* __ASM_ARCH_S5P_IRQS_H */