bcmsdh_sdmmc.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618
  1. /*
  2. * Copyright (c) 2010 Broadcom Corporation
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
  11. * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
  13. * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
  14. * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <linux/types.h>
  17. #include <linux/netdevice.h>
  18. #include <linux/mmc/sdio.h>
  19. #include <linux/mmc/core.h>
  20. #include <linux/mmc/sdio_func.h>
  21. #include <linux/mmc/sdio_ids.h>
  22. #include <linux/mmc/card.h>
  23. #include <linux/suspend.h>
  24. #include <linux/errno.h>
  25. #include <linux/sched.h> /* request_irq() */
  26. #include <linux/module.h>
  27. #include <net/cfg80211.h>
  28. #include <defs.h>
  29. #include <brcm_hw_ids.h>
  30. #include <brcmu_utils.h>
  31. #include <brcmu_wifi.h>
  32. #include "sdio_host.h"
  33. #include "dhd_dbg.h"
  34. #include "dhd_bus.h"
  35. #define SDIO_VENDOR_ID_BROADCOM 0x02d0
  36. #define DMA_ALIGN_MASK 0x03
  37. #define SDIO_DEVICE_ID_BROADCOM_4329 0x4329
  38. #define SDIO_DEVICE_ID_BROADCOM_4330 0x4330
  39. #define SDIO_FUNC1_BLOCKSIZE 64
  40. #define SDIO_FUNC2_BLOCKSIZE 512
  41. /* devices we support, null terminated */
  42. static const struct sdio_device_id brcmf_sdmmc_ids[] = {
  43. {SDIO_DEVICE(SDIO_VENDOR_ID_BROADCOM, SDIO_DEVICE_ID_BROADCOM_4329)},
  44. {SDIO_DEVICE(SDIO_VENDOR_ID_BROADCOM, SDIO_DEVICE_ID_BROADCOM_4330)},
  45. { /* end: all zeroes */ },
  46. };
  47. MODULE_DEVICE_TABLE(sdio, brcmf_sdmmc_ids);
  48. static bool
  49. brcmf_pm_resume_error(struct brcmf_sdio_dev *sdiodev)
  50. {
  51. bool is_err = false;
  52. #ifdef CONFIG_PM_SLEEP
  53. is_err = atomic_read(&sdiodev->suspend);
  54. #endif
  55. return is_err;
  56. }
  57. static void
  58. brcmf_pm_resume_wait(struct brcmf_sdio_dev *sdiodev, wait_queue_head_t *wq)
  59. {
  60. #ifdef CONFIG_PM_SLEEP
  61. int retry = 0;
  62. while (atomic_read(&sdiodev->suspend) && retry++ != 30)
  63. wait_event_timeout(*wq, false, HZ/100);
  64. #endif
  65. }
  66. static inline int brcmf_sdioh_f0_write_byte(struct brcmf_sdio_dev *sdiodev,
  67. uint regaddr, u8 *byte)
  68. {
  69. struct sdio_func *sdfunc = sdiodev->func[0];
  70. int err_ret;
  71. /*
  72. * Can only directly write to some F0 registers.
  73. * Handle F2 enable/disable and Abort command
  74. * as a special case.
  75. */
  76. if (regaddr == SDIO_CCCR_IOEx) {
  77. sdfunc = sdiodev->func[2];
  78. if (sdfunc) {
  79. sdio_claim_host(sdfunc);
  80. if (*byte & SDIO_FUNC_ENABLE_2) {
  81. /* Enable Function 2 */
  82. err_ret = sdio_enable_func(sdfunc);
  83. if (err_ret)
  84. brcmf_dbg(ERROR,
  85. "enable F2 failed:%d\n",
  86. err_ret);
  87. } else {
  88. /* Disable Function 2 */
  89. err_ret = sdio_disable_func(sdfunc);
  90. if (err_ret)
  91. brcmf_dbg(ERROR,
  92. "Disable F2 failed:%d\n",
  93. err_ret);
  94. }
  95. sdio_release_host(sdfunc);
  96. }
  97. } else if (regaddr == SDIO_CCCR_ABORT) {
  98. sdio_claim_host(sdfunc);
  99. sdio_writeb(sdfunc, *byte, regaddr, &err_ret);
  100. sdio_release_host(sdfunc);
  101. } else if (regaddr < 0xF0) {
  102. brcmf_dbg(ERROR, "F0 Wr:0x%02x: write disallowed\n", regaddr);
  103. err_ret = -EPERM;
  104. } else {
  105. sdio_claim_host(sdfunc);
  106. sdio_f0_writeb(sdfunc, *byte, regaddr, &err_ret);
  107. sdio_release_host(sdfunc);
  108. }
  109. return err_ret;
  110. }
  111. int brcmf_sdioh_request_byte(struct brcmf_sdio_dev *sdiodev, uint rw, uint func,
  112. uint regaddr, u8 *byte)
  113. {
  114. int err_ret;
  115. brcmf_dbg(INFO, "rw=%d, func=%d, addr=0x%05x\n", rw, func, regaddr);
  116. brcmf_pm_resume_wait(sdiodev, &sdiodev->request_byte_wait);
  117. if (brcmf_pm_resume_error(sdiodev))
  118. return -EIO;
  119. if (rw && func == 0) {
  120. /* handle F0 separately */
  121. err_ret = brcmf_sdioh_f0_write_byte(sdiodev, regaddr, byte);
  122. } else {
  123. sdio_claim_host(sdiodev->func[func]);
  124. if (rw) /* CMD52 Write */
  125. sdio_writeb(sdiodev->func[func], *byte, regaddr,
  126. &err_ret);
  127. else if (func == 0) {
  128. *byte = sdio_f0_readb(sdiodev->func[func], regaddr,
  129. &err_ret);
  130. } else {
  131. *byte = sdio_readb(sdiodev->func[func], regaddr,
  132. &err_ret);
  133. }
  134. sdio_release_host(sdiodev->func[func]);
  135. }
  136. if (err_ret)
  137. brcmf_dbg(ERROR, "Failed to %s byte F%d:@0x%05x=%02x, Err: %d\n",
  138. rw ? "write" : "read", func, regaddr, *byte, err_ret);
  139. return err_ret;
  140. }
  141. int brcmf_sdioh_request_word(struct brcmf_sdio_dev *sdiodev,
  142. uint rw, uint func, uint addr, u32 *word,
  143. uint nbytes)
  144. {
  145. int err_ret = -EIO;
  146. if (func == 0) {
  147. brcmf_dbg(ERROR, "Only CMD52 allowed to F0\n");
  148. return -EINVAL;
  149. }
  150. brcmf_dbg(INFO, "rw=%d, func=%d, addr=0x%05x, nbytes=%d\n",
  151. rw, func, addr, nbytes);
  152. brcmf_pm_resume_wait(sdiodev, &sdiodev->request_word_wait);
  153. if (brcmf_pm_resume_error(sdiodev))
  154. return -EIO;
  155. /* Claim host controller */
  156. sdio_claim_host(sdiodev->func[func]);
  157. if (rw) { /* CMD52 Write */
  158. if (nbytes == 4)
  159. sdio_writel(sdiodev->func[func], *word, addr,
  160. &err_ret);
  161. else if (nbytes == 2)
  162. sdio_writew(sdiodev->func[func], (*word & 0xFFFF),
  163. addr, &err_ret);
  164. else
  165. brcmf_dbg(ERROR, "Invalid nbytes: %d\n", nbytes);
  166. } else { /* CMD52 Read */
  167. if (nbytes == 4)
  168. *word = sdio_readl(sdiodev->func[func], addr, &err_ret);
  169. else if (nbytes == 2)
  170. *word = sdio_readw(sdiodev->func[func], addr,
  171. &err_ret) & 0xFFFF;
  172. else
  173. brcmf_dbg(ERROR, "Invalid nbytes: %d\n", nbytes);
  174. }
  175. /* Release host controller */
  176. sdio_release_host(sdiodev->func[func]);
  177. if (err_ret)
  178. brcmf_dbg(ERROR, "Failed to %s word, Err: 0x%08x\n",
  179. rw ? "write" : "read", err_ret);
  180. return err_ret;
  181. }
  182. /* precondition: host controller is claimed */
  183. static int
  184. brcmf_sdioh_request_data(struct brcmf_sdio_dev *sdiodev, uint write, bool fifo,
  185. uint func, uint addr, struct sk_buff *pkt, uint pktlen)
  186. {
  187. int err_ret = 0;
  188. if ((write) && (!fifo)) {
  189. err_ret = sdio_memcpy_toio(sdiodev->func[func], addr,
  190. ((u8 *) (pkt->data)), pktlen);
  191. } else if (write) {
  192. err_ret = sdio_memcpy_toio(sdiodev->func[func], addr,
  193. ((u8 *) (pkt->data)), pktlen);
  194. } else if (fifo) {
  195. err_ret = sdio_readsb(sdiodev->func[func],
  196. ((u8 *) (pkt->data)), addr, pktlen);
  197. } else {
  198. err_ret = sdio_memcpy_fromio(sdiodev->func[func],
  199. ((u8 *) (pkt->data)),
  200. addr, pktlen);
  201. }
  202. return err_ret;
  203. }
  204. /*
  205. * This function takes a queue of packets. The packets on the queue
  206. * are assumed to be properly aligned by the caller.
  207. */
  208. int
  209. brcmf_sdioh_request_chain(struct brcmf_sdio_dev *sdiodev, uint fix_inc,
  210. uint write, uint func, uint addr,
  211. struct sk_buff_head *pktq)
  212. {
  213. bool fifo = (fix_inc == SDIOH_DATA_FIX);
  214. u32 SGCount = 0;
  215. int err_ret = 0;
  216. struct sk_buff *pkt;
  217. brcmf_dbg(TRACE, "Enter\n");
  218. brcmf_pm_resume_wait(sdiodev, &sdiodev->request_chain_wait);
  219. if (brcmf_pm_resume_error(sdiodev))
  220. return -EIO;
  221. /* Claim host controller */
  222. sdio_claim_host(sdiodev->func[func]);
  223. skb_queue_walk(pktq, pkt) {
  224. uint pkt_len = pkt->len;
  225. pkt_len += 3;
  226. pkt_len &= 0xFFFFFFFC;
  227. err_ret = brcmf_sdioh_request_data(sdiodev, write, fifo, func,
  228. addr, pkt, pkt_len);
  229. if (err_ret) {
  230. brcmf_dbg(ERROR, "%s FAILED %p[%d], addr=0x%05x, pkt_len=%d, ERR=0x%08x\n",
  231. write ? "TX" : "RX", pkt, SGCount, addr,
  232. pkt_len, err_ret);
  233. } else {
  234. brcmf_dbg(TRACE, "%s xfr'd %p[%d], addr=0x%05x, len=%d\n",
  235. write ? "TX" : "RX", pkt, SGCount, addr,
  236. pkt_len);
  237. }
  238. if (!fifo)
  239. addr += pkt_len;
  240. SGCount++;
  241. }
  242. /* Release host controller */
  243. sdio_release_host(sdiodev->func[func]);
  244. brcmf_dbg(TRACE, "Exit\n");
  245. return err_ret;
  246. }
  247. /*
  248. * This function takes a single DMA-able packet.
  249. */
  250. int brcmf_sdioh_request_buffer(struct brcmf_sdio_dev *sdiodev,
  251. uint fix_inc, uint write, uint func, uint addr,
  252. struct sk_buff *pkt)
  253. {
  254. int status;
  255. uint pkt_len = pkt->len;
  256. bool fifo = (fix_inc == SDIOH_DATA_FIX);
  257. brcmf_dbg(TRACE, "Enter\n");
  258. if (pkt == NULL)
  259. return -EINVAL;
  260. brcmf_pm_resume_wait(sdiodev, &sdiodev->request_buffer_wait);
  261. if (brcmf_pm_resume_error(sdiodev))
  262. return -EIO;
  263. /* Claim host controller */
  264. sdio_claim_host(sdiodev->func[func]);
  265. pkt_len += 3;
  266. pkt_len &= (uint)~3;
  267. status = brcmf_sdioh_request_data(sdiodev, write, fifo, func,
  268. addr, pkt, pkt_len);
  269. if (status) {
  270. brcmf_dbg(ERROR, "%s FAILED %p, addr=0x%05x, pkt_len=%d, ERR=0x%08x\n",
  271. write ? "TX" : "RX", pkt, addr, pkt_len, status);
  272. } else {
  273. brcmf_dbg(TRACE, "%s xfr'd %p, addr=0x%05x, len=%d\n",
  274. write ? "TX" : "RX", pkt, addr, pkt_len);
  275. }
  276. /* Release host controller */
  277. sdio_release_host(sdiodev->func[func]);
  278. return status;
  279. }
  280. /* Read client card reg */
  281. static int
  282. brcmf_sdioh_card_regread(struct brcmf_sdio_dev *sdiodev, int func, u32 regaddr,
  283. int regsize, u32 *data)
  284. {
  285. if ((func == 0) || (regsize == 1)) {
  286. u8 temp = 0;
  287. brcmf_sdioh_request_byte(sdiodev, SDIOH_READ, func, regaddr,
  288. &temp);
  289. *data = temp;
  290. *data &= 0xff;
  291. brcmf_dbg(DATA, "byte read data=0x%02x\n", *data);
  292. } else {
  293. brcmf_sdioh_request_word(sdiodev, SDIOH_READ, func, regaddr,
  294. data, regsize);
  295. if (regsize == 2)
  296. *data &= 0xffff;
  297. brcmf_dbg(DATA, "word read data=0x%08x\n", *data);
  298. }
  299. return SUCCESS;
  300. }
  301. static int brcmf_sdioh_get_cisaddr(struct brcmf_sdio_dev *sdiodev, u32 regaddr)
  302. {
  303. /* read 24 bits and return valid 17 bit addr */
  304. int i;
  305. u32 scratch, regdata;
  306. __le32 scratch_le;
  307. u8 *ptr = (u8 *)&scratch_le;
  308. for (i = 0; i < 3; i++) {
  309. if ((brcmf_sdioh_card_regread(sdiodev, 0, regaddr, 1,
  310. &regdata)) != SUCCESS)
  311. brcmf_dbg(ERROR, "Can't read!\n");
  312. *ptr++ = (u8) regdata;
  313. regaddr++;
  314. }
  315. /* Only the lower 17-bits are valid */
  316. scratch = le32_to_cpu(scratch_le);
  317. scratch &= 0x0001FFFF;
  318. return scratch;
  319. }
  320. static int brcmf_sdioh_enablefuncs(struct brcmf_sdio_dev *sdiodev)
  321. {
  322. int err_ret;
  323. u32 fbraddr;
  324. u8 func;
  325. brcmf_dbg(TRACE, "\n");
  326. /* Get the Card's common CIS address */
  327. sdiodev->func_cis_ptr[0] = brcmf_sdioh_get_cisaddr(sdiodev,
  328. SDIO_CCCR_CIS);
  329. brcmf_dbg(INFO, "Card's Common CIS Ptr = 0x%x\n",
  330. sdiodev->func_cis_ptr[0]);
  331. /* Get the Card's function CIS (for each function) */
  332. for (fbraddr = SDIO_FBR_BASE(1), func = 1;
  333. func <= sdiodev->num_funcs; func++, fbraddr += SDIOD_FBR_SIZE) {
  334. sdiodev->func_cis_ptr[func] =
  335. brcmf_sdioh_get_cisaddr(sdiodev, SDIO_FBR_CIS + fbraddr);
  336. brcmf_dbg(INFO, "Function %d CIS Ptr = 0x%x\n",
  337. func, sdiodev->func_cis_ptr[func]);
  338. }
  339. /* Enable Function 1 */
  340. sdio_claim_host(sdiodev->func[1]);
  341. err_ret = sdio_enable_func(sdiodev->func[1]);
  342. sdio_release_host(sdiodev->func[1]);
  343. if (err_ret)
  344. brcmf_dbg(ERROR, "Failed to enable F1 Err: 0x%08x\n", err_ret);
  345. return false;
  346. }
  347. /*
  348. * Public entry points & extern's
  349. */
  350. int brcmf_sdioh_attach(struct brcmf_sdio_dev *sdiodev)
  351. {
  352. int err_ret = 0;
  353. brcmf_dbg(TRACE, "\n");
  354. sdiodev->num_funcs = 2;
  355. sdio_claim_host(sdiodev->func[1]);
  356. err_ret = sdio_set_block_size(sdiodev->func[1], SDIO_FUNC1_BLOCKSIZE);
  357. sdio_release_host(sdiodev->func[1]);
  358. if (err_ret) {
  359. brcmf_dbg(ERROR, "Failed to set F1 blocksize\n");
  360. goto out;
  361. }
  362. sdio_claim_host(sdiodev->func[2]);
  363. err_ret = sdio_set_block_size(sdiodev->func[2], SDIO_FUNC2_BLOCKSIZE);
  364. sdio_release_host(sdiodev->func[2]);
  365. if (err_ret) {
  366. brcmf_dbg(ERROR, "Failed to set F2 blocksize\n");
  367. goto out;
  368. }
  369. brcmf_sdioh_enablefuncs(sdiodev);
  370. out:
  371. brcmf_dbg(TRACE, "Done\n");
  372. return err_ret;
  373. }
  374. void brcmf_sdioh_detach(struct brcmf_sdio_dev *sdiodev)
  375. {
  376. brcmf_dbg(TRACE, "\n");
  377. /* Disable Function 2 */
  378. sdio_claim_host(sdiodev->func[2]);
  379. sdio_disable_func(sdiodev->func[2]);
  380. sdio_release_host(sdiodev->func[2]);
  381. /* Disable Function 1 */
  382. sdio_claim_host(sdiodev->func[1]);
  383. sdio_disable_func(sdiodev->func[1]);
  384. sdio_release_host(sdiodev->func[1]);
  385. }
  386. static int brcmf_ops_sdio_probe(struct sdio_func *func,
  387. const struct sdio_device_id *id)
  388. {
  389. int ret = 0;
  390. struct brcmf_sdio_dev *sdiodev;
  391. struct brcmf_bus *bus_if;
  392. brcmf_dbg(TRACE, "Enter\n");
  393. brcmf_dbg(TRACE, "func->class=%x\n", func->class);
  394. brcmf_dbg(TRACE, "sdio_vendor: 0x%04x\n", func->vendor);
  395. brcmf_dbg(TRACE, "sdio_device: 0x%04x\n", func->device);
  396. brcmf_dbg(TRACE, "Function#: 0x%04x\n", func->num);
  397. if (func->num == 1) {
  398. if (dev_get_drvdata(&func->card->dev)) {
  399. brcmf_dbg(ERROR, "card private drvdata occupied\n");
  400. return -ENXIO;
  401. }
  402. bus_if = kzalloc(sizeof(struct brcmf_bus), GFP_KERNEL);
  403. if (!bus_if)
  404. return -ENOMEM;
  405. sdiodev = kzalloc(sizeof(struct brcmf_sdio_dev), GFP_KERNEL);
  406. if (!sdiodev) {
  407. kfree(bus_if);
  408. return -ENOMEM;
  409. }
  410. sdiodev->func[0] = func->card->sdio_func[0];
  411. sdiodev->func[1] = func;
  412. sdiodev->bus_if = bus_if;
  413. bus_if->bus_priv = sdiodev;
  414. bus_if->type = SDIO_BUS;
  415. bus_if->align = BRCMF_SDALIGN;
  416. dev_set_drvdata(&func->card->dev, sdiodev);
  417. atomic_set(&sdiodev->suspend, false);
  418. init_waitqueue_head(&sdiodev->request_byte_wait);
  419. init_waitqueue_head(&sdiodev->request_word_wait);
  420. init_waitqueue_head(&sdiodev->request_chain_wait);
  421. init_waitqueue_head(&sdiodev->request_buffer_wait);
  422. }
  423. if (func->num == 2) {
  424. sdiodev = dev_get_drvdata(&func->card->dev);
  425. if ((!sdiodev) || (sdiodev->func[1]->card != func->card))
  426. return -ENODEV;
  427. sdiodev->func[2] = func;
  428. bus_if = sdiodev->bus_if;
  429. sdiodev->dev = &func->dev;
  430. dev_set_drvdata(&func->dev, bus_if);
  431. brcmf_dbg(TRACE, "F2 found, calling brcmf_sdio_probe...\n");
  432. ret = brcmf_sdio_probe(sdiodev);
  433. }
  434. return ret;
  435. }
  436. static void brcmf_ops_sdio_remove(struct sdio_func *func)
  437. {
  438. struct brcmf_bus *bus_if;
  439. struct brcmf_sdio_dev *sdiodev;
  440. brcmf_dbg(TRACE, "Enter\n");
  441. brcmf_dbg(INFO, "func->class=%x\n", func->class);
  442. brcmf_dbg(INFO, "sdio_vendor: 0x%04x\n", func->vendor);
  443. brcmf_dbg(INFO, "sdio_device: 0x%04x\n", func->device);
  444. brcmf_dbg(INFO, "Function#: 0x%04x\n", func->num);
  445. if (func->num == 2) {
  446. bus_if = dev_get_drvdata(&func->dev);
  447. sdiodev = bus_if->bus_priv;
  448. brcmf_dbg(TRACE, "F2 found, calling brcmf_sdio_remove...\n");
  449. brcmf_sdio_remove(sdiodev);
  450. dev_set_drvdata(&func->card->dev, NULL);
  451. dev_set_drvdata(&func->dev, NULL);
  452. kfree(bus_if);
  453. kfree(sdiodev);
  454. }
  455. }
  456. #ifdef CONFIG_PM_SLEEP
  457. static int brcmf_sdio_suspend(struct device *dev)
  458. {
  459. mmc_pm_flag_t sdio_flags;
  460. struct sdio_func *func = dev_to_sdio_func(dev);
  461. struct brcmf_sdio_dev *sdiodev = dev_get_drvdata(&func->card->dev);
  462. int ret = 0;
  463. brcmf_dbg(TRACE, "\n");
  464. atomic_set(&sdiodev->suspend, true);
  465. sdio_flags = sdio_get_host_pm_caps(sdiodev->func[1]);
  466. if (!(sdio_flags & MMC_PM_KEEP_POWER)) {
  467. brcmf_dbg(ERROR, "Host can't keep power while suspended\n");
  468. return -EINVAL;
  469. }
  470. ret = sdio_set_host_pm_flags(sdiodev->func[1], MMC_PM_KEEP_POWER);
  471. if (ret) {
  472. brcmf_dbg(ERROR, "Failed to set pm_flags\n");
  473. return ret;
  474. }
  475. brcmf_sdio_wdtmr_enable(sdiodev, false);
  476. return ret;
  477. }
  478. static int brcmf_sdio_resume(struct device *dev)
  479. {
  480. struct sdio_func *func = dev_to_sdio_func(dev);
  481. struct brcmf_sdio_dev *sdiodev = dev_get_drvdata(&func->card->dev);
  482. brcmf_sdio_wdtmr_enable(sdiodev, true);
  483. atomic_set(&sdiodev->suspend, false);
  484. return 0;
  485. }
  486. static const struct dev_pm_ops brcmf_sdio_pm_ops = {
  487. .suspend = brcmf_sdio_suspend,
  488. .resume = brcmf_sdio_resume,
  489. };
  490. #endif /* CONFIG_PM_SLEEP */
  491. static struct sdio_driver brcmf_sdmmc_driver = {
  492. .probe = brcmf_ops_sdio_probe,
  493. .remove = brcmf_ops_sdio_remove,
  494. .name = "brcmfmac",
  495. .id_table = brcmf_sdmmc_ids,
  496. #ifdef CONFIG_PM_SLEEP
  497. .drv = {
  498. .pm = &brcmf_sdio_pm_ops,
  499. },
  500. #endif /* CONFIG_PM_SLEEP */
  501. };
  502. static void __exit brcmf_sdio_exit(void)
  503. {
  504. brcmf_dbg(TRACE, "Enter\n");
  505. sdio_unregister_driver(&brcmf_sdmmc_driver);
  506. }
  507. static int __init brcmf_sdio_init(void)
  508. {
  509. int ret;
  510. brcmf_dbg(TRACE, "Enter\n");
  511. ret = sdio_register_driver(&brcmf_sdmmc_driver);
  512. if (ret)
  513. brcmf_dbg(ERROR, "sdio_register_driver failed: %d\n", ret);
  514. return ret;
  515. }
  516. module_init(brcmf_sdio_init);
  517. module_exit(brcmf_sdio_exit);