board-ag5evm.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644
  1. /*
  2. * arch/arm/mach-shmobile/board-ag5evm.c
  3. *
  4. * Copyright (C) 2010 Takashi Yoshii <yoshii.takashi.zj@renesas.com>
  5. * Copyright (C) 2009 Yoshihiro Shimoda <shimoda.yoshihiro@renesas.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; version 2 of the License.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  19. *
  20. */
  21. #include <linux/kernel.h>
  22. #include <linux/init.h>
  23. #include <linux/interrupt.h>
  24. #include <linux/irq.h>
  25. #include <linux/platform_device.h>
  26. #include <linux/delay.h>
  27. #include <linux/io.h>
  28. #include <linux/dma-mapping.h>
  29. #include <linux/serial_sci.h>
  30. #include <linux/smsc911x.h>
  31. #include <linux/gpio.h>
  32. #include <linux/videodev2.h>
  33. #include <linux/input.h>
  34. #include <linux/input/sh_keysc.h>
  35. #include <linux/mmc/host.h>
  36. #include <linux/mmc/sh_mmcif.h>
  37. #include <linux/mmc/sh_mobile_sdhi.h>
  38. #include <linux/mfd/tmio.h>
  39. #include <linux/sh_clk.h>
  40. #include <linux/videodev2.h>
  41. #include <video/sh_mobile_lcdc.h>
  42. #include <video/sh_mipi_dsi.h>
  43. #include <sound/sh_fsi.h>
  44. #include <mach/hardware.h>
  45. #include <mach/sh73a0.h>
  46. #include <mach/common.h>
  47. #include <asm/mach-types.h>
  48. #include <asm/mach/arch.h>
  49. #include <asm/mach/map.h>
  50. #include <asm/mach/time.h>
  51. #include <asm/hardware/gic.h>
  52. #include <asm/hardware/cache-l2x0.h>
  53. #include <asm/traps.h>
  54. static struct resource smsc9220_resources[] = {
  55. [0] = {
  56. .start = 0x14000000,
  57. .end = 0x14000000 + SZ_64K - 1,
  58. .flags = IORESOURCE_MEM,
  59. },
  60. [1] = {
  61. .start = SH73A0_PINT0_IRQ(2), /* PINTA2 */
  62. .flags = IORESOURCE_IRQ,
  63. },
  64. };
  65. static struct smsc911x_platform_config smsc9220_platdata = {
  66. .flags = SMSC911X_USE_32BIT | SMSC911X_SAVE_MAC_ADDRESS,
  67. .phy_interface = PHY_INTERFACE_MODE_MII,
  68. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  69. .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
  70. };
  71. static struct platform_device eth_device = {
  72. .name = "smsc911x",
  73. .id = 0,
  74. .dev = {
  75. .platform_data = &smsc9220_platdata,
  76. },
  77. .resource = smsc9220_resources,
  78. .num_resources = ARRAY_SIZE(smsc9220_resources),
  79. };
  80. static struct sh_keysc_info keysc_platdata = {
  81. .mode = SH_KEYSC_MODE_6,
  82. .scan_timing = 3,
  83. .delay = 100,
  84. .keycodes = {
  85. KEY_A, KEY_B, KEY_C, KEY_D, KEY_E, KEY_F, KEY_G,
  86. KEY_H, KEY_I, KEY_J, KEY_K, KEY_L, KEY_M, KEY_N,
  87. KEY_O, KEY_P, KEY_Q, KEY_R, KEY_S, KEY_T, KEY_U,
  88. KEY_V, KEY_W, KEY_X, KEY_Y, KEY_Z, KEY_HOME, KEY_SLEEP,
  89. KEY_SPACE, KEY_9, KEY_6, KEY_3, KEY_WAKEUP, KEY_RIGHT, \
  90. KEY_COFFEE,
  91. KEY_0, KEY_8, KEY_5, KEY_2, KEY_DOWN, KEY_ENTER, KEY_UP,
  92. KEY_KPASTERISK, KEY_7, KEY_4, KEY_1, KEY_STOP, KEY_LEFT, \
  93. KEY_COMPUTER,
  94. },
  95. };
  96. static struct resource keysc_resources[] = {
  97. [0] = {
  98. .name = "KEYSC",
  99. .start = 0xe61b0000,
  100. .end = 0xe61b0098 - 1,
  101. .flags = IORESOURCE_MEM,
  102. },
  103. [1] = {
  104. .start = gic_spi(71),
  105. .flags = IORESOURCE_IRQ,
  106. },
  107. };
  108. static struct platform_device keysc_device = {
  109. .name = "sh_keysc",
  110. .id = 0,
  111. .num_resources = ARRAY_SIZE(keysc_resources),
  112. .resource = keysc_resources,
  113. .dev = {
  114. .platform_data = &keysc_platdata,
  115. },
  116. };
  117. /* FSI A */
  118. static struct resource fsi_resources[] = {
  119. [0] = {
  120. .name = "FSI",
  121. .start = 0xEC230000,
  122. .end = 0xEC230400 - 1,
  123. .flags = IORESOURCE_MEM,
  124. },
  125. [1] = {
  126. .start = gic_spi(146),
  127. .flags = IORESOURCE_IRQ,
  128. },
  129. };
  130. static struct platform_device fsi_device = {
  131. .name = "sh_fsi2",
  132. .id = -1,
  133. .num_resources = ARRAY_SIZE(fsi_resources),
  134. .resource = fsi_resources,
  135. };
  136. static struct resource sh_mmcif_resources[] = {
  137. [0] = {
  138. .name = "MMCIF",
  139. .start = 0xe6bd0000,
  140. .end = 0xe6bd00ff,
  141. .flags = IORESOURCE_MEM,
  142. },
  143. [1] = {
  144. .start = gic_spi(141),
  145. .flags = IORESOURCE_IRQ,
  146. },
  147. [2] = {
  148. .start = gic_spi(140),
  149. .flags = IORESOURCE_IRQ,
  150. },
  151. };
  152. static struct sh_mmcif_plat_data sh_mmcif_platdata = {
  153. .sup_pclk = 0,
  154. .ocr = MMC_VDD_165_195,
  155. .caps = MMC_CAP_8_BIT_DATA | MMC_CAP_NONREMOVABLE,
  156. .slave_id_tx = SHDMA_SLAVE_MMCIF_TX,
  157. .slave_id_rx = SHDMA_SLAVE_MMCIF_RX,
  158. };
  159. static struct platform_device mmc_device = {
  160. .name = "sh_mmcif",
  161. .id = 0,
  162. .dev = {
  163. .dma_mask = NULL,
  164. .coherent_dma_mask = 0xffffffff,
  165. .platform_data = &sh_mmcif_platdata,
  166. },
  167. .num_resources = ARRAY_SIZE(sh_mmcif_resources),
  168. .resource = sh_mmcif_resources,
  169. };
  170. /* IrDA */
  171. static struct resource irda_resources[] = {
  172. [0] = {
  173. .start = 0xE6D00000,
  174. .end = 0xE6D01FD4 - 1,
  175. .flags = IORESOURCE_MEM,
  176. },
  177. [1] = {
  178. .start = gic_spi(95),
  179. .flags = IORESOURCE_IRQ,
  180. },
  181. };
  182. static struct platform_device irda_device = {
  183. .name = "sh_irda",
  184. .id = 0,
  185. .resource = irda_resources,
  186. .num_resources = ARRAY_SIZE(irda_resources),
  187. };
  188. static unsigned char lcd_backlight_seq[3][2] = {
  189. { 0x04, 0x07 },
  190. { 0x23, 0x80 },
  191. { 0x03, 0x01 },
  192. };
  193. static void lcd_backlight_on(void)
  194. {
  195. struct i2c_adapter *a;
  196. struct i2c_msg msg;
  197. int k;
  198. a = i2c_get_adapter(1);
  199. for (k = 0; a && k < 3; k++) {
  200. msg.addr = 0x6d;
  201. msg.buf = &lcd_backlight_seq[k][0];
  202. msg.len = 2;
  203. msg.flags = 0;
  204. if (i2c_transfer(a, &msg, 1) != 1)
  205. break;
  206. }
  207. }
  208. static void lcd_backlight_reset(void)
  209. {
  210. gpio_set_value(GPIO_PORT235, 0);
  211. mdelay(24);
  212. gpio_set_value(GPIO_PORT235, 1);
  213. }
  214. static void lcd_on(void *board_data, struct fb_info *info)
  215. {
  216. lcd_backlight_on();
  217. }
  218. static void lcd_off(void *board_data)
  219. {
  220. lcd_backlight_reset();
  221. }
  222. /* LCDC0 */
  223. static const struct fb_videomode lcdc0_modes[] = {
  224. {
  225. .name = "R63302(QHD)",
  226. .xres = 544,
  227. .yres = 961,
  228. .left_margin = 72,
  229. .right_margin = 600,
  230. .hsync_len = 16,
  231. .upper_margin = 8,
  232. .lower_margin = 8,
  233. .vsync_len = 2,
  234. .sync = FB_SYNC_VERT_HIGH_ACT | FB_SYNC_HOR_HIGH_ACT,
  235. },
  236. };
  237. static struct sh_mobile_lcdc_info lcdc0_info = {
  238. .clock_source = LCDC_CLK_PERIPHERAL,
  239. .ch[0] = {
  240. .chan = LCDC_CHAN_MAINLCD,
  241. .interface_type = RGB24,
  242. .clock_divider = 1,
  243. .flags = LCDC_FLAGS_DWPOL,
  244. .lcd_size_cfg.width = 44,
  245. .lcd_size_cfg.height = 79,
  246. .fourcc = V4L2_PIX_FMT_RGB565,
  247. .lcd_cfg = lcdc0_modes,
  248. .num_cfg = ARRAY_SIZE(lcdc0_modes),
  249. .board_cfg = {
  250. .display_on = lcd_on,
  251. .display_off = lcd_off,
  252. },
  253. }
  254. };
  255. static struct resource lcdc0_resources[] = {
  256. [0] = {
  257. .name = "LCDC0",
  258. .start = 0xfe940000, /* P4-only space */
  259. .end = 0xfe943fff,
  260. .flags = IORESOURCE_MEM,
  261. },
  262. [1] = {
  263. .start = intcs_evt2irq(0x580),
  264. .flags = IORESOURCE_IRQ,
  265. },
  266. };
  267. static struct platform_device lcdc0_device = {
  268. .name = "sh_mobile_lcdc_fb",
  269. .num_resources = ARRAY_SIZE(lcdc0_resources),
  270. .resource = lcdc0_resources,
  271. .id = 0,
  272. .dev = {
  273. .platform_data = &lcdc0_info,
  274. .coherent_dma_mask = ~0,
  275. },
  276. };
  277. /* MIPI-DSI */
  278. static struct resource mipidsi0_resources[] = {
  279. [0] = {
  280. .name = "DSI0",
  281. .start = 0xfeab0000,
  282. .end = 0xfeab3fff,
  283. .flags = IORESOURCE_MEM,
  284. },
  285. [1] = {
  286. .name = "DSI0",
  287. .start = 0xfeab4000,
  288. .end = 0xfeab7fff,
  289. .flags = IORESOURCE_MEM,
  290. },
  291. };
  292. static int sh_mipi_set_dot_clock(struct platform_device *pdev,
  293. void __iomem *base,
  294. int enable)
  295. {
  296. struct clk *pck, *phy;
  297. int ret;
  298. pck = clk_get(&pdev->dev, "dsip_clk");
  299. if (IS_ERR(pck)) {
  300. ret = PTR_ERR(pck);
  301. goto sh_mipi_set_dot_clock_pck_err;
  302. }
  303. phy = clk_get(&pdev->dev, "dsiphy_clk");
  304. if (IS_ERR(phy)) {
  305. ret = PTR_ERR(phy);
  306. goto sh_mipi_set_dot_clock_phy_err;
  307. }
  308. if (enable) {
  309. clk_set_rate(pck, clk_round_rate(pck, 24000000));
  310. clk_set_rate(phy, clk_round_rate(pck, 510000000));
  311. clk_enable(pck);
  312. clk_enable(phy);
  313. } else {
  314. clk_disable(pck);
  315. clk_disable(phy);
  316. }
  317. ret = 0;
  318. clk_put(phy);
  319. sh_mipi_set_dot_clock_phy_err:
  320. clk_put(pck);
  321. sh_mipi_set_dot_clock_pck_err:
  322. return ret;
  323. }
  324. static struct sh_mipi_dsi_info mipidsi0_info = {
  325. .data_format = MIPI_RGB888,
  326. .lcd_chan = &lcdc0_info.ch[0],
  327. .lane = 2,
  328. .vsynw_offset = 20,
  329. .clksrc = 1,
  330. .flags = SH_MIPI_DSI_HSABM |
  331. SH_MIPI_DSI_SYNC_PULSES_MODE |
  332. SH_MIPI_DSI_HSbyteCLK,
  333. .set_dot_clock = sh_mipi_set_dot_clock,
  334. };
  335. static struct platform_device mipidsi0_device = {
  336. .name = "sh-mipi-dsi",
  337. .num_resources = ARRAY_SIZE(mipidsi0_resources),
  338. .resource = mipidsi0_resources,
  339. .id = 0,
  340. .dev = {
  341. .platform_data = &mipidsi0_info,
  342. },
  343. };
  344. /* SDHI0 */
  345. static irqreturn_t ag5evm_sdhi0_gpio_cd(int irq, void *arg)
  346. {
  347. struct device *dev = arg;
  348. struct sh_mobile_sdhi_info *info = dev->platform_data;
  349. struct tmio_mmc_data *pdata = info->pdata;
  350. tmio_mmc_cd_wakeup(pdata);
  351. return IRQ_HANDLED;
  352. }
  353. static struct sh_mobile_sdhi_info sdhi0_info = {
  354. .dma_slave_tx = SHDMA_SLAVE_SDHI0_TX,
  355. .dma_slave_rx = SHDMA_SLAVE_SDHI0_RX,
  356. .tmio_flags = TMIO_MMC_HAS_IDLE_WAIT,
  357. .tmio_caps = MMC_CAP_SD_HIGHSPEED,
  358. .tmio_ocr_mask = MMC_VDD_27_28 | MMC_VDD_28_29,
  359. };
  360. static struct resource sdhi0_resources[] = {
  361. [0] = {
  362. .name = "SDHI0",
  363. .start = 0xee100000,
  364. .end = 0xee1000ff,
  365. .flags = IORESOURCE_MEM,
  366. },
  367. [1] = {
  368. .name = SH_MOBILE_SDHI_IRQ_CARD_DETECT,
  369. .start = gic_spi(83),
  370. .flags = IORESOURCE_IRQ,
  371. },
  372. [2] = {
  373. .name = SH_MOBILE_SDHI_IRQ_SDCARD,
  374. .start = gic_spi(84),
  375. .flags = IORESOURCE_IRQ,
  376. },
  377. [3] = {
  378. .name = SH_MOBILE_SDHI_IRQ_SDIO,
  379. .start = gic_spi(85),
  380. .flags = IORESOURCE_IRQ,
  381. },
  382. };
  383. static struct platform_device sdhi0_device = {
  384. .name = "sh_mobile_sdhi",
  385. .id = 0,
  386. .num_resources = ARRAY_SIZE(sdhi0_resources),
  387. .resource = sdhi0_resources,
  388. .dev = {
  389. .platform_data = &sdhi0_info,
  390. },
  391. };
  392. void ag5evm_sdhi1_set_pwr(struct platform_device *pdev, int state)
  393. {
  394. gpio_set_value(GPIO_PORT114, state);
  395. }
  396. static struct sh_mobile_sdhi_info sh_sdhi1_info = {
  397. .tmio_flags = TMIO_MMC_WRPROTECT_DISABLE | TMIO_MMC_HAS_IDLE_WAIT,
  398. .tmio_caps = MMC_CAP_NONREMOVABLE | MMC_CAP_SDIO_IRQ,
  399. .tmio_ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34,
  400. .set_pwr = ag5evm_sdhi1_set_pwr,
  401. };
  402. static struct resource sdhi1_resources[] = {
  403. [0] = {
  404. .name = "SDHI1",
  405. .start = 0xee120000,
  406. .end = 0xee1200ff,
  407. .flags = IORESOURCE_MEM,
  408. },
  409. [1] = {
  410. .name = SH_MOBILE_SDHI_IRQ_CARD_DETECT,
  411. .start = gic_spi(87),
  412. .flags = IORESOURCE_IRQ,
  413. },
  414. [2] = {
  415. .name = SH_MOBILE_SDHI_IRQ_SDCARD,
  416. .start = gic_spi(88),
  417. .flags = IORESOURCE_IRQ,
  418. },
  419. [3] = {
  420. .name = SH_MOBILE_SDHI_IRQ_SDIO,
  421. .start = gic_spi(89),
  422. .flags = IORESOURCE_IRQ,
  423. },
  424. };
  425. static struct platform_device sdhi1_device = {
  426. .name = "sh_mobile_sdhi",
  427. .id = 1,
  428. .dev = {
  429. .platform_data = &sh_sdhi1_info,
  430. },
  431. .num_resources = ARRAY_SIZE(sdhi1_resources),
  432. .resource = sdhi1_resources,
  433. };
  434. static struct platform_device *ag5evm_devices[] __initdata = {
  435. &eth_device,
  436. &keysc_device,
  437. &fsi_device,
  438. &mmc_device,
  439. &irda_device,
  440. &lcdc0_device,
  441. &mipidsi0_device,
  442. &sdhi0_device,
  443. &sdhi1_device,
  444. };
  445. static struct map_desc ag5evm_io_desc[] __initdata = {
  446. /* create a 1:1 entity map for 0xe6xxxxxx
  447. * used by CPGA, INTC and PFC.
  448. */
  449. {
  450. .virtual = 0xe6000000,
  451. .pfn = __phys_to_pfn(0xe6000000),
  452. .length = 256 << 20,
  453. .type = MT_DEVICE_NONSHARED
  454. },
  455. };
  456. static void __init ag5evm_map_io(void)
  457. {
  458. iotable_init(ag5evm_io_desc, ARRAY_SIZE(ag5evm_io_desc));
  459. /* setup early devices and console here as well */
  460. sh73a0_add_early_devices();
  461. shmobile_setup_console();
  462. }
  463. static void __init ag5evm_init(void)
  464. {
  465. sh73a0_pinmux_init();
  466. /* enable SCIFA2 */
  467. gpio_request(GPIO_FN_SCIFA2_TXD1, NULL);
  468. gpio_request(GPIO_FN_SCIFA2_RXD1, NULL);
  469. gpio_request(GPIO_FN_SCIFA2_RTS1_, NULL);
  470. gpio_request(GPIO_FN_SCIFA2_CTS1_, NULL);
  471. /* enable KEYSC */
  472. gpio_request(GPIO_FN_KEYIN0_PU, NULL);
  473. gpio_request(GPIO_FN_KEYIN1_PU, NULL);
  474. gpio_request(GPIO_FN_KEYIN2_PU, NULL);
  475. gpio_request(GPIO_FN_KEYIN3_PU, NULL);
  476. gpio_request(GPIO_FN_KEYIN4_PU, NULL);
  477. gpio_request(GPIO_FN_KEYIN5_PU, NULL);
  478. gpio_request(GPIO_FN_KEYIN6_PU, NULL);
  479. gpio_request(GPIO_FN_KEYIN7_PU, NULL);
  480. gpio_request(GPIO_FN_KEYOUT0, NULL);
  481. gpio_request(GPIO_FN_KEYOUT1, NULL);
  482. gpio_request(GPIO_FN_KEYOUT2, NULL);
  483. gpio_request(GPIO_FN_KEYOUT3, NULL);
  484. gpio_request(GPIO_FN_KEYOUT4, NULL);
  485. gpio_request(GPIO_FN_KEYOUT5, NULL);
  486. gpio_request(GPIO_FN_PORT59_KEYOUT6, NULL);
  487. gpio_request(GPIO_FN_PORT58_KEYOUT7, NULL);
  488. gpio_request(GPIO_FN_KEYOUT8, NULL);
  489. gpio_request(GPIO_FN_PORT149_KEYOUT9, NULL);
  490. /* enable I2C channel 2 and 3 */
  491. gpio_request(GPIO_FN_PORT236_I2C_SDA2, NULL);
  492. gpio_request(GPIO_FN_PORT237_I2C_SCL2, NULL);
  493. gpio_request(GPIO_FN_PORT248_I2C_SCL3, NULL);
  494. gpio_request(GPIO_FN_PORT249_I2C_SDA3, NULL);
  495. /* enable MMCIF */
  496. gpio_request(GPIO_FN_MMCCLK0, NULL);
  497. gpio_request(GPIO_FN_MMCCMD0_PU, NULL);
  498. gpio_request(GPIO_FN_MMCD0_0_PU, NULL);
  499. gpio_request(GPIO_FN_MMCD0_1_PU, NULL);
  500. gpio_request(GPIO_FN_MMCD0_2_PU, NULL);
  501. gpio_request(GPIO_FN_MMCD0_3_PU, NULL);
  502. gpio_request(GPIO_FN_MMCD0_4_PU, NULL);
  503. gpio_request(GPIO_FN_MMCD0_5_PU, NULL);
  504. gpio_request(GPIO_FN_MMCD0_6_PU, NULL);
  505. gpio_request(GPIO_FN_MMCD0_7_PU, NULL);
  506. gpio_request(GPIO_PORT208, NULL); /* Reset */
  507. gpio_direction_output(GPIO_PORT208, 1);
  508. /* enable SMSC911X */
  509. gpio_request(GPIO_PORT144, NULL); /* PINTA2 */
  510. gpio_direction_input(GPIO_PORT144);
  511. gpio_request(GPIO_PORT145, NULL); /* RESET */
  512. gpio_direction_output(GPIO_PORT145, 1);
  513. /* FSI A */
  514. gpio_request(GPIO_FN_FSIACK, NULL);
  515. gpio_request(GPIO_FN_FSIAILR, NULL);
  516. gpio_request(GPIO_FN_FSIAIBT, NULL);
  517. gpio_request(GPIO_FN_FSIAISLD, NULL);
  518. gpio_request(GPIO_FN_FSIAOSLD, NULL);
  519. /* IrDA */
  520. gpio_request(GPIO_FN_PORT241_IRDA_OUT, NULL);
  521. gpio_request(GPIO_FN_PORT242_IRDA_IN, NULL);
  522. gpio_request(GPIO_FN_PORT243_IRDA_FIRSEL, NULL);
  523. /* LCD panel */
  524. gpio_request(GPIO_PORT217, NULL); /* RESET */
  525. gpio_direction_output(GPIO_PORT217, 0);
  526. mdelay(1);
  527. gpio_set_value(GPIO_PORT217, 1);
  528. mdelay(100);
  529. /* LCD backlight controller */
  530. gpio_request(GPIO_PORT235, NULL); /* RESET */
  531. gpio_direction_output(GPIO_PORT235, 0);
  532. lcd_backlight_reset();
  533. /* enable SDHI0 on CN15 [SD I/F] */
  534. gpio_request(GPIO_FN_SDHICD0, NULL);
  535. gpio_request(GPIO_FN_SDHIWP0, NULL);
  536. gpio_request(GPIO_FN_SDHICMD0, NULL);
  537. gpio_request(GPIO_FN_SDHICLK0, NULL);
  538. gpio_request(GPIO_FN_SDHID0_3, NULL);
  539. gpio_request(GPIO_FN_SDHID0_2, NULL);
  540. gpio_request(GPIO_FN_SDHID0_1, NULL);
  541. gpio_request(GPIO_FN_SDHID0_0, NULL);
  542. if (!request_irq(intcs_evt2irq(0x3c0), ag5evm_sdhi0_gpio_cd,
  543. IRQF_TRIGGER_FALLING | IRQF_TRIGGER_RISING,
  544. "sdhi0 cd", &sdhi0_device.dev))
  545. sdhi0_info.tmio_flags |= TMIO_MMC_HAS_COLD_CD;
  546. else
  547. pr_warn("Unable to setup SDHI0 GPIO IRQ\n");
  548. /* enable SDHI1 on CN4 [WLAN I/F] */
  549. gpio_request(GPIO_FN_SDHICLK1, NULL);
  550. gpio_request(GPIO_FN_SDHICMD1_PU, NULL);
  551. gpio_request(GPIO_FN_SDHID1_3_PU, NULL);
  552. gpio_request(GPIO_FN_SDHID1_2_PU, NULL);
  553. gpio_request(GPIO_FN_SDHID1_1_PU, NULL);
  554. gpio_request(GPIO_FN_SDHID1_0_PU, NULL);
  555. gpio_request(GPIO_PORT114, "sdhi1_power");
  556. gpio_direction_output(GPIO_PORT114, 0);
  557. #ifdef CONFIG_CACHE_L2X0
  558. /* Shared attribute override enable, 64K*8way */
  559. l2x0_init(__io(0xf0100000), 0x00460000, 0xc2000fff);
  560. #endif
  561. sh73a0_add_standard_devices();
  562. platform_add_devices(ag5evm_devices, ARRAY_SIZE(ag5evm_devices));
  563. }
  564. static void __init ag5evm_timer_init(void)
  565. {
  566. sh73a0_clock_init();
  567. shmobile_timer.init();
  568. return;
  569. }
  570. struct sys_timer ag5evm_timer = {
  571. .init = ag5evm_timer_init,
  572. };
  573. MACHINE_START(AG5EVM, "ag5evm")
  574. .map_io = ag5evm_map_io,
  575. .nr_irqs = NR_IRQS_LEGACY,
  576. .init_irq = sh73a0_init_irq,
  577. .handle_irq = gic_handle_irq,
  578. .init_machine = ag5evm_init,
  579. .timer = &ag5evm_timer,
  580. MACHINE_END