nouveau_drm.c 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748
  1. /*
  2. * Copyright 2012 Red Hat Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Authors: Ben Skeggs
  23. */
  24. #include <linux/console.h>
  25. #include <linux/module.h>
  26. #include <linux/pci.h>
  27. #include <core/device.h>
  28. #include <core/client.h>
  29. #include <core/gpuobj.h>
  30. #include <core/class.h>
  31. #include <subdev/device.h>
  32. #include <subdev/vm.h>
  33. #include "nouveau_drm.h"
  34. #include "nouveau_irq.h"
  35. #include "nouveau_dma.h"
  36. #include "nouveau_ttm.h"
  37. #include "nouveau_gem.h"
  38. #include "nouveau_agp.h"
  39. #include "nouveau_vga.h"
  40. #include "nouveau_pm.h"
  41. #include "nouveau_acpi.h"
  42. #include "nouveau_bios.h"
  43. #include "nouveau_ioctl.h"
  44. #include "nouveau_abi16.h"
  45. #include "nouveau_fbcon.h"
  46. #include "nouveau_fence.h"
  47. MODULE_PARM_DESC(config, "option string to pass to driver core");
  48. static char *nouveau_config;
  49. module_param_named(config, nouveau_config, charp, 0400);
  50. MODULE_PARM_DESC(debug, "debug string to pass to driver core");
  51. static char *nouveau_debug;
  52. module_param_named(debug, nouveau_debug, charp, 0400);
  53. MODULE_PARM_DESC(noaccel, "disable kernel/abi16 acceleration");
  54. static int nouveau_noaccel = 0;
  55. module_param_named(noaccel, nouveau_noaccel, int, 0400);
  56. MODULE_PARM_DESC(modeset, "enable driver (default: auto, "
  57. "0 = disabled, 1 = enabled, 2 = headless)");
  58. int nouveau_modeset = -1;
  59. module_param_named(modeset, nouveau_modeset, int, 0400);
  60. static struct drm_driver driver;
  61. static u64
  62. nouveau_name(struct pci_dev *pdev)
  63. {
  64. u64 name = (u64)pci_domain_nr(pdev->bus) << 32;
  65. name |= pdev->bus->number << 16;
  66. name |= PCI_SLOT(pdev->devfn) << 8;
  67. return name | PCI_FUNC(pdev->devfn);
  68. }
  69. static int
  70. nouveau_cli_create(struct pci_dev *pdev, const char *name,
  71. int size, void **pcli)
  72. {
  73. struct nouveau_cli *cli;
  74. int ret;
  75. *pcli = NULL;
  76. ret = nouveau_client_create_(name, nouveau_name(pdev), nouveau_config,
  77. nouveau_debug, size, pcli);
  78. cli = *pcli;
  79. if (ret) {
  80. if (cli)
  81. nouveau_client_destroy(&cli->base);
  82. *pcli = NULL;
  83. return ret;
  84. }
  85. mutex_init(&cli->mutex);
  86. return 0;
  87. }
  88. static void
  89. nouveau_cli_destroy(struct nouveau_cli *cli)
  90. {
  91. struct nouveau_object *client = nv_object(cli);
  92. nouveau_vm_ref(NULL, &cli->base.vm, NULL);
  93. nouveau_client_fini(&cli->base, false);
  94. atomic_set(&client->refcount, 1);
  95. nouveau_object_ref(NULL, &client);
  96. }
  97. static void
  98. nouveau_accel_fini(struct nouveau_drm *drm)
  99. {
  100. nouveau_gpuobj_ref(NULL, &drm->notify);
  101. nouveau_channel_del(&drm->channel);
  102. nouveau_channel_del(&drm->cechan);
  103. if (drm->fence)
  104. nouveau_fence(drm)->dtor(drm);
  105. }
  106. static void
  107. nouveau_accel_init(struct nouveau_drm *drm)
  108. {
  109. struct nouveau_device *device = nv_device(drm->device);
  110. struct nouveau_object *object;
  111. u32 arg0, arg1;
  112. int ret;
  113. if (nouveau_noaccel)
  114. return;
  115. /* initialise synchronisation routines */
  116. if (device->card_type < NV_10) ret = nv04_fence_create(drm);
  117. else if (device->card_type < NV_50) ret = nv10_fence_create(drm);
  118. else if (device->chipset < 0x84) ret = nv50_fence_create(drm);
  119. else if (device->card_type < NV_C0) ret = nv84_fence_create(drm);
  120. else ret = nvc0_fence_create(drm);
  121. if (ret) {
  122. NV_ERROR(drm, "failed to initialise sync subsystem, %d\n", ret);
  123. nouveau_accel_fini(drm);
  124. return;
  125. }
  126. if (device->card_type >= NV_E0) {
  127. ret = nouveau_channel_new(drm, &drm->client, NVDRM_DEVICE,
  128. NVDRM_CHAN + 1,
  129. NVE0_CHANNEL_IND_ENGINE_CE0 |
  130. NVE0_CHANNEL_IND_ENGINE_CE1, 0,
  131. &drm->cechan);
  132. if (ret)
  133. NV_ERROR(drm, "failed to create ce channel, %d\n", ret);
  134. arg0 = NVE0_CHANNEL_IND_ENGINE_GR;
  135. arg1 = 1;
  136. } else {
  137. arg0 = NvDmaFB;
  138. arg1 = NvDmaTT;
  139. }
  140. ret = nouveau_channel_new(drm, &drm->client, NVDRM_DEVICE, NVDRM_CHAN,
  141. arg0, arg1, &drm->channel);
  142. if (ret) {
  143. NV_ERROR(drm, "failed to create kernel channel, %d\n", ret);
  144. nouveau_accel_fini(drm);
  145. return;
  146. }
  147. if (device->card_type < NV_C0) {
  148. ret = nouveau_gpuobj_new(drm->device, NULL, 32, 0, 0,
  149. &drm->notify);
  150. if (ret) {
  151. NV_ERROR(drm, "failed to allocate notifier, %d\n", ret);
  152. nouveau_accel_fini(drm);
  153. return;
  154. }
  155. ret = nouveau_object_new(nv_object(drm),
  156. drm->channel->handle, NvNotify0,
  157. 0x003d, &(struct nv_dma_class) {
  158. .flags = NV_DMA_TARGET_VRAM |
  159. NV_DMA_ACCESS_RDWR,
  160. .start = drm->notify->addr,
  161. .limit = drm->notify->addr + 31
  162. }, sizeof(struct nv_dma_class),
  163. &object);
  164. if (ret) {
  165. nouveau_accel_fini(drm);
  166. return;
  167. }
  168. }
  169. nouveau_bo_move_init(drm);
  170. }
  171. static int nouveau_drm_probe(struct pci_dev *pdev,
  172. const struct pci_device_id *pent)
  173. {
  174. struct nouveau_device *device;
  175. struct apertures_struct *aper;
  176. bool boot = false;
  177. int ret;
  178. /* remove conflicting drivers (vesafb, efifb etc) */
  179. aper = alloc_apertures(3);
  180. if (!aper)
  181. return -ENOMEM;
  182. aper->ranges[0].base = pci_resource_start(pdev, 1);
  183. aper->ranges[0].size = pci_resource_len(pdev, 1);
  184. aper->count = 1;
  185. if (pci_resource_len(pdev, 2)) {
  186. aper->ranges[aper->count].base = pci_resource_start(pdev, 2);
  187. aper->ranges[aper->count].size = pci_resource_len(pdev, 2);
  188. aper->count++;
  189. }
  190. if (pci_resource_len(pdev, 3)) {
  191. aper->ranges[aper->count].base = pci_resource_start(pdev, 3);
  192. aper->ranges[aper->count].size = pci_resource_len(pdev, 3);
  193. aper->count++;
  194. }
  195. #ifdef CONFIG_X86
  196. boot = pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW;
  197. #endif
  198. remove_conflicting_framebuffers(aper, "nouveaufb", boot);
  199. kfree(aper);
  200. ret = nouveau_device_create(pdev, nouveau_name(pdev), pci_name(pdev),
  201. nouveau_config, nouveau_debug, &device);
  202. if (ret)
  203. return ret;
  204. pci_set_master(pdev);
  205. ret = drm_get_pci_dev(pdev, pent, &driver);
  206. if (ret) {
  207. nouveau_object_ref(NULL, (struct nouveau_object **)&device);
  208. return ret;
  209. }
  210. return 0;
  211. }
  212. static struct lock_class_key drm_client_lock_class_key;
  213. static int
  214. nouveau_drm_load(struct drm_device *dev, unsigned long flags)
  215. {
  216. struct pci_dev *pdev = dev->pdev;
  217. struct nouveau_device *device;
  218. struct nouveau_drm *drm;
  219. int ret;
  220. ret = nouveau_cli_create(pdev, "DRM", sizeof(*drm), (void**)&drm);
  221. if (ret)
  222. return ret;
  223. lockdep_set_class(&drm->client.mutex, &drm_client_lock_class_key);
  224. dev->dev_private = drm;
  225. drm->dev = dev;
  226. INIT_LIST_HEAD(&drm->clients);
  227. spin_lock_init(&drm->tile.lock);
  228. /* make sure AGP controller is in a consistent state before we
  229. * (possibly) execute vbios init tables (see nouveau_agp.h)
  230. */
  231. if (drm_pci_device_is_agp(dev) && dev->agp) {
  232. /* dummy device object, doesn't init anything, but allows
  233. * agp code access to registers
  234. */
  235. ret = nouveau_object_new(nv_object(drm), NVDRM_CLIENT,
  236. NVDRM_DEVICE, 0x0080,
  237. &(struct nv_device_class) {
  238. .device = ~0,
  239. .disable =
  240. ~(NV_DEVICE_DISABLE_MMIO |
  241. NV_DEVICE_DISABLE_IDENTIFY),
  242. .debug0 = ~0,
  243. }, sizeof(struct nv_device_class),
  244. &drm->device);
  245. if (ret)
  246. goto fail_device;
  247. nouveau_agp_reset(drm);
  248. nouveau_object_del(nv_object(drm), NVDRM_CLIENT, NVDRM_DEVICE);
  249. }
  250. ret = nouveau_object_new(nv_object(drm), NVDRM_CLIENT, NVDRM_DEVICE,
  251. 0x0080, &(struct nv_device_class) {
  252. .device = ~0,
  253. .disable = 0,
  254. .debug0 = 0,
  255. }, sizeof(struct nv_device_class),
  256. &drm->device);
  257. if (ret)
  258. goto fail_device;
  259. /* workaround an odd issue on nvc1 by disabling the device's
  260. * nosnoop capability. hopefully won't cause issues until a
  261. * better fix is found - assuming there is one...
  262. */
  263. device = nv_device(drm->device);
  264. if (nv_device(drm->device)->chipset == 0xc1)
  265. nv_mask(device, 0x00088080, 0x00000800, 0x00000000);
  266. nouveau_vga_init(drm);
  267. nouveau_agp_init(drm);
  268. if (device->card_type >= NV_50) {
  269. ret = nouveau_vm_new(nv_device(drm->device), 0, (1ULL << 40),
  270. 0x1000, &drm->client.base.vm);
  271. if (ret)
  272. goto fail_device;
  273. }
  274. ret = nouveau_ttm_init(drm);
  275. if (ret)
  276. goto fail_ttm;
  277. ret = nouveau_bios_init(dev);
  278. if (ret)
  279. goto fail_bios;
  280. ret = nouveau_irq_init(dev);
  281. if (ret)
  282. goto fail_irq;
  283. ret = nouveau_display_create(dev);
  284. if (ret)
  285. goto fail_dispctor;
  286. if (dev->mode_config.num_crtc) {
  287. ret = nouveau_display_init(dev);
  288. if (ret)
  289. goto fail_dispinit;
  290. }
  291. nouveau_pm_init(dev);
  292. nouveau_accel_init(drm);
  293. nouveau_fbcon_init(dev);
  294. return 0;
  295. fail_dispinit:
  296. nouveau_display_destroy(dev);
  297. fail_dispctor:
  298. nouveau_irq_fini(dev);
  299. fail_irq:
  300. nouveau_bios_takedown(dev);
  301. fail_bios:
  302. nouveau_ttm_fini(drm);
  303. fail_ttm:
  304. nouveau_agp_fini(drm);
  305. nouveau_vga_fini(drm);
  306. fail_device:
  307. nouveau_cli_destroy(&drm->client);
  308. return ret;
  309. }
  310. static int
  311. nouveau_drm_unload(struct drm_device *dev)
  312. {
  313. struct nouveau_drm *drm = nouveau_drm(dev);
  314. nouveau_fbcon_fini(dev);
  315. nouveau_accel_fini(drm);
  316. nouveau_pm_fini(dev);
  317. if (dev->mode_config.num_crtc)
  318. nouveau_display_fini(dev);
  319. nouveau_display_destroy(dev);
  320. nouveau_irq_fini(dev);
  321. nouveau_bios_takedown(dev);
  322. nouveau_ttm_fini(drm);
  323. nouveau_agp_fini(drm);
  324. nouveau_vga_fini(drm);
  325. nouveau_cli_destroy(&drm->client);
  326. return 0;
  327. }
  328. static void
  329. nouveau_drm_remove(struct pci_dev *pdev)
  330. {
  331. struct drm_device *dev = pci_get_drvdata(pdev);
  332. struct nouveau_drm *drm = nouveau_drm(dev);
  333. struct nouveau_object *device;
  334. device = drm->client.base.device;
  335. drm_put_dev(dev);
  336. nouveau_object_ref(NULL, &device);
  337. nouveau_object_debug();
  338. }
  339. int
  340. nouveau_do_suspend(struct drm_device *dev)
  341. {
  342. struct nouveau_drm *drm = nouveau_drm(dev);
  343. struct nouveau_cli *cli;
  344. int ret;
  345. if (dev->mode_config.num_crtc) {
  346. NV_INFO(drm, "suspending fbcon...\n");
  347. nouveau_fbcon_set_suspend(dev, 1);
  348. NV_INFO(drm, "suspending display...\n");
  349. ret = nouveau_display_suspend(dev);
  350. if (ret)
  351. return ret;
  352. }
  353. NV_INFO(drm, "evicting buffers...\n");
  354. ttm_bo_evict_mm(&drm->ttm.bdev, TTM_PL_VRAM);
  355. if (drm->fence && nouveau_fence(drm)->suspend) {
  356. if (!nouveau_fence(drm)->suspend(drm))
  357. return -ENOMEM;
  358. }
  359. NV_INFO(drm, "suspending client object trees...\n");
  360. list_for_each_entry(cli, &drm->clients, head) {
  361. ret = nouveau_client_fini(&cli->base, true);
  362. if (ret)
  363. goto fail_client;
  364. }
  365. ret = nouveau_client_fini(&drm->client.base, true);
  366. if (ret)
  367. goto fail_client;
  368. nouveau_agp_fini(drm);
  369. return 0;
  370. fail_client:
  371. list_for_each_entry_continue_reverse(cli, &drm->clients, head) {
  372. nouveau_client_init(&cli->base);
  373. }
  374. if (dev->mode_config.num_crtc) {
  375. NV_INFO(drm, "resuming display...\n");
  376. nouveau_display_resume(dev);
  377. }
  378. return ret;
  379. }
  380. int nouveau_pmops_suspend(struct device *dev)
  381. {
  382. struct pci_dev *pdev = to_pci_dev(dev);
  383. struct drm_device *drm_dev = pci_get_drvdata(pdev);
  384. int ret;
  385. if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF)
  386. return 0;
  387. ret = nouveau_do_suspend(drm_dev);
  388. if (ret)
  389. return ret;
  390. pci_save_state(pdev);
  391. pci_disable_device(pdev);
  392. pci_set_power_state(pdev, PCI_D3hot);
  393. return 0;
  394. }
  395. int
  396. nouveau_do_resume(struct drm_device *dev)
  397. {
  398. struct nouveau_drm *drm = nouveau_drm(dev);
  399. struct nouveau_cli *cli;
  400. NV_INFO(drm, "re-enabling device...\n");
  401. nouveau_agp_reset(drm);
  402. NV_INFO(drm, "resuming client object trees...\n");
  403. nouveau_client_init(&drm->client.base);
  404. nouveau_agp_init(drm);
  405. list_for_each_entry(cli, &drm->clients, head) {
  406. nouveau_client_init(&cli->base);
  407. }
  408. if (drm->fence && nouveau_fence(drm)->resume)
  409. nouveau_fence(drm)->resume(drm);
  410. nouveau_run_vbios_init(dev);
  411. nouveau_irq_postinstall(dev);
  412. nouveau_pm_resume(dev);
  413. if (dev->mode_config.num_crtc) {
  414. NV_INFO(drm, "resuming display...\n");
  415. nouveau_display_resume(dev);
  416. }
  417. return 0;
  418. }
  419. int nouveau_pmops_resume(struct device *dev)
  420. {
  421. struct pci_dev *pdev = to_pci_dev(dev);
  422. struct drm_device *drm_dev = pci_get_drvdata(pdev);
  423. int ret;
  424. if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF)
  425. return 0;
  426. pci_set_power_state(pdev, PCI_D0);
  427. pci_restore_state(pdev);
  428. ret = pci_enable_device(pdev);
  429. if (ret)
  430. return ret;
  431. pci_set_master(pdev);
  432. return nouveau_do_resume(drm_dev);
  433. }
  434. static int nouveau_pmops_freeze(struct device *dev)
  435. {
  436. struct pci_dev *pdev = to_pci_dev(dev);
  437. struct drm_device *drm_dev = pci_get_drvdata(pdev);
  438. return nouveau_do_suspend(drm_dev);
  439. }
  440. static int nouveau_pmops_thaw(struct device *dev)
  441. {
  442. struct pci_dev *pdev = to_pci_dev(dev);
  443. struct drm_device *drm_dev = pci_get_drvdata(pdev);
  444. return nouveau_do_resume(drm_dev);
  445. }
  446. static int
  447. nouveau_drm_open(struct drm_device *dev, struct drm_file *fpriv)
  448. {
  449. struct pci_dev *pdev = dev->pdev;
  450. struct nouveau_drm *drm = nouveau_drm(dev);
  451. struct nouveau_cli *cli;
  452. char name[16];
  453. int ret;
  454. snprintf(name, sizeof(name), "%d", pid_nr(fpriv->pid));
  455. ret = nouveau_cli_create(pdev, name, sizeof(*cli), (void **)&cli);
  456. if (ret)
  457. return ret;
  458. if (nv_device(drm->device)->card_type >= NV_50) {
  459. ret = nouveau_vm_new(nv_device(drm->device), 0, (1ULL << 40),
  460. 0x1000, &cli->base.vm);
  461. if (ret) {
  462. nouveau_cli_destroy(cli);
  463. return ret;
  464. }
  465. }
  466. fpriv->driver_priv = cli;
  467. mutex_lock(&drm->client.mutex);
  468. list_add(&cli->head, &drm->clients);
  469. mutex_unlock(&drm->client.mutex);
  470. return 0;
  471. }
  472. static void
  473. nouveau_drm_preclose(struct drm_device *dev, struct drm_file *fpriv)
  474. {
  475. struct nouveau_cli *cli = nouveau_cli(fpriv);
  476. struct nouveau_drm *drm = nouveau_drm(dev);
  477. if (cli->abi16)
  478. nouveau_abi16_fini(cli->abi16);
  479. mutex_lock(&drm->client.mutex);
  480. list_del(&cli->head);
  481. mutex_unlock(&drm->client.mutex);
  482. }
  483. static void
  484. nouveau_drm_postclose(struct drm_device *dev, struct drm_file *fpriv)
  485. {
  486. struct nouveau_cli *cli = nouveau_cli(fpriv);
  487. nouveau_cli_destroy(cli);
  488. }
  489. static struct drm_ioctl_desc
  490. nouveau_ioctls[] = {
  491. DRM_IOCTL_DEF_DRV(NOUVEAU_GETPARAM, nouveau_abi16_ioctl_getparam, DRM_UNLOCKED|DRM_AUTH),
  492. DRM_IOCTL_DEF_DRV(NOUVEAU_SETPARAM, nouveau_abi16_ioctl_setparam, DRM_UNLOCKED|DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
  493. DRM_IOCTL_DEF_DRV(NOUVEAU_CHANNEL_ALLOC, nouveau_abi16_ioctl_channel_alloc, DRM_UNLOCKED|DRM_AUTH),
  494. DRM_IOCTL_DEF_DRV(NOUVEAU_CHANNEL_FREE, nouveau_abi16_ioctl_channel_free, DRM_UNLOCKED|DRM_AUTH),
  495. DRM_IOCTL_DEF_DRV(NOUVEAU_GROBJ_ALLOC, nouveau_abi16_ioctl_grobj_alloc, DRM_UNLOCKED|DRM_AUTH),
  496. DRM_IOCTL_DEF_DRV(NOUVEAU_NOTIFIEROBJ_ALLOC, nouveau_abi16_ioctl_notifierobj_alloc, DRM_UNLOCKED|DRM_AUTH),
  497. DRM_IOCTL_DEF_DRV(NOUVEAU_GPUOBJ_FREE, nouveau_abi16_ioctl_gpuobj_free, DRM_UNLOCKED|DRM_AUTH),
  498. DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_NEW, nouveau_gem_ioctl_new, DRM_UNLOCKED|DRM_AUTH),
  499. DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_PUSHBUF, nouveau_gem_ioctl_pushbuf, DRM_UNLOCKED|DRM_AUTH),
  500. DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_CPU_PREP, nouveau_gem_ioctl_cpu_prep, DRM_UNLOCKED|DRM_AUTH),
  501. DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_CPU_FINI, nouveau_gem_ioctl_cpu_fini, DRM_UNLOCKED|DRM_AUTH),
  502. DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_INFO, nouveau_gem_ioctl_info, DRM_UNLOCKED|DRM_AUTH),
  503. };
  504. static const struct file_operations
  505. nouveau_driver_fops = {
  506. .owner = THIS_MODULE,
  507. .open = drm_open,
  508. .release = drm_release,
  509. .unlocked_ioctl = drm_ioctl,
  510. .mmap = nouveau_ttm_mmap,
  511. .poll = drm_poll,
  512. .fasync = drm_fasync,
  513. .read = drm_read,
  514. #if defined(CONFIG_COMPAT)
  515. .compat_ioctl = nouveau_compat_ioctl,
  516. #endif
  517. .llseek = noop_llseek,
  518. };
  519. static struct drm_driver
  520. driver = {
  521. .driver_features =
  522. DRIVER_USE_AGP | DRIVER_PCI_DMA | DRIVER_SG |
  523. DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM |
  524. DRIVER_MODESET | DRIVER_PRIME,
  525. .load = nouveau_drm_load,
  526. .unload = nouveau_drm_unload,
  527. .open = nouveau_drm_open,
  528. .preclose = nouveau_drm_preclose,
  529. .postclose = nouveau_drm_postclose,
  530. .lastclose = nouveau_vga_lastclose,
  531. .irq_preinstall = nouveau_irq_preinstall,
  532. .irq_postinstall = nouveau_irq_postinstall,
  533. .irq_uninstall = nouveau_irq_uninstall,
  534. .irq_handler = nouveau_irq_handler,
  535. .get_vblank_counter = drm_vblank_count,
  536. .enable_vblank = nouveau_vblank_enable,
  537. .disable_vblank = nouveau_vblank_disable,
  538. .ioctls = nouveau_ioctls,
  539. .fops = &nouveau_driver_fops,
  540. .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
  541. .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
  542. .gem_prime_export = nouveau_gem_prime_export,
  543. .gem_prime_import = nouveau_gem_prime_import,
  544. .gem_init_object = nouveau_gem_object_new,
  545. .gem_free_object = nouveau_gem_object_del,
  546. .gem_open_object = nouveau_gem_object_open,
  547. .gem_close_object = nouveau_gem_object_close,
  548. .dumb_create = nouveau_display_dumb_create,
  549. .dumb_map_offset = nouveau_display_dumb_map_offset,
  550. .dumb_destroy = nouveau_display_dumb_destroy,
  551. .name = DRIVER_NAME,
  552. .desc = DRIVER_DESC,
  553. #ifdef GIT_REVISION
  554. .date = GIT_REVISION,
  555. #else
  556. .date = DRIVER_DATE,
  557. #endif
  558. .major = DRIVER_MAJOR,
  559. .minor = DRIVER_MINOR,
  560. .patchlevel = DRIVER_PATCHLEVEL,
  561. };
  562. static struct pci_device_id
  563. nouveau_drm_pci_table[] = {
  564. {
  565. PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID),
  566. .class = PCI_BASE_CLASS_DISPLAY << 16,
  567. .class_mask = 0xff << 16,
  568. },
  569. {
  570. PCI_DEVICE(PCI_VENDOR_ID_NVIDIA_SGS, PCI_ANY_ID),
  571. .class = PCI_BASE_CLASS_DISPLAY << 16,
  572. .class_mask = 0xff << 16,
  573. },
  574. {}
  575. };
  576. static const struct dev_pm_ops nouveau_pm_ops = {
  577. .suspend = nouveau_pmops_suspend,
  578. .resume = nouveau_pmops_resume,
  579. .freeze = nouveau_pmops_freeze,
  580. .thaw = nouveau_pmops_thaw,
  581. .poweroff = nouveau_pmops_freeze,
  582. .restore = nouveau_pmops_resume,
  583. };
  584. static struct pci_driver
  585. nouveau_drm_pci_driver = {
  586. .name = "nouveau",
  587. .id_table = nouveau_drm_pci_table,
  588. .probe = nouveau_drm_probe,
  589. .remove = nouveau_drm_remove,
  590. .driver.pm = &nouveau_pm_ops,
  591. };
  592. static int __init
  593. nouveau_drm_init(void)
  594. {
  595. driver.num_ioctls = ARRAY_SIZE(nouveau_ioctls);
  596. if (nouveau_modeset == -1) {
  597. #ifdef CONFIG_VGA_CONSOLE
  598. if (vgacon_text_force())
  599. nouveau_modeset = 0;
  600. #endif
  601. }
  602. if (!nouveau_modeset)
  603. return 0;
  604. nouveau_register_dsm_handler();
  605. return drm_pci_init(&driver, &nouveau_drm_pci_driver);
  606. }
  607. static void __exit
  608. nouveau_drm_exit(void)
  609. {
  610. if (!nouveau_modeset)
  611. return;
  612. drm_pci_exit(&driver, &nouveau_drm_pci_driver);
  613. nouveau_unregister_dsm_handler();
  614. }
  615. module_init(nouveau_drm_init);
  616. module_exit(nouveau_drm_exit);
  617. MODULE_DEVICE_TABLE(pci, nouveau_drm_pci_table);
  618. MODULE_AUTHOR(DRIVER_AUTHOR);
  619. MODULE_DESCRIPTION(DRIVER_DESC);
  620. MODULE_LICENSE("GPL and additional rights");