omap4-common.c 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. /*
  2. * OMAP4 specific common source file.
  3. *
  4. * Copyright (C) 2010 Texas Instruments, Inc.
  5. * Author:
  6. * Santosh Shilimkar <santosh.shilimkar@ti.com>
  7. *
  8. *
  9. * This program is free software,you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. #include <linux/kernel.h>
  14. #include <linux/init.h>
  15. #include <linux/io.h>
  16. #include <linux/platform_device.h>
  17. #include <asm/hardware/gic.h>
  18. #include <asm/hardware/cache-l2x0.h>
  19. #include <mach/hardware.h>
  20. #include <mach/omap4-common.h>
  21. #ifdef CONFIG_CACHE_L2X0
  22. void __iomem *l2cache_base;
  23. #endif
  24. void __iomem *gic_cpu_base_addr;
  25. void __iomem *gic_dist_base_addr;
  26. void __init gic_init_irq(void)
  27. {
  28. /* Static mapping, never released */
  29. gic_dist_base_addr = ioremap(OMAP44XX_GIC_DIST_BASE, SZ_4K);
  30. BUG_ON(!gic_dist_base_addr);
  31. gic_dist_init(0, gic_dist_base_addr, 29);
  32. /* Static mapping, never released */
  33. gic_cpu_base_addr = ioremap(OMAP44XX_GIC_CPU_BASE, SZ_512);
  34. BUG_ON(!gic_cpu_base_addr);
  35. gic_cpu_init(0, gic_cpu_base_addr);
  36. }
  37. #ifdef CONFIG_CACHE_L2X0
  38. static void omap4_l2x0_disable(void)
  39. {
  40. /* Disable PL310 L2 Cache controller */
  41. omap_smc1(0x102, 0x0);
  42. }
  43. static int __init omap_l2_cache_init(void)
  44. {
  45. u32 aux_ctrl = 0;
  46. /*
  47. * To avoid code running on other OMAPs in
  48. * multi-omap builds
  49. */
  50. if (!cpu_is_omap44xx())
  51. return -ENODEV;
  52. /* Static mapping, never released */
  53. l2cache_base = ioremap(OMAP44XX_L2CACHE_BASE, SZ_4K);
  54. BUG_ON(!l2cache_base);
  55. /*
  56. * 16-way associativity, parity disabled
  57. * Way size - 32KB (es1.0)
  58. * Way size - 64KB (es2.0 +)
  59. */
  60. aux_ctrl = ((1 << L2X0_AUX_CTRL_ASSOCIATIVITY_SHIFT) |
  61. (0x1 << 25) |
  62. (0x1 << L2X0_AUX_CTRL_NS_LOCKDOWN_SHIFT) |
  63. (0x1 << L2X0_AUX_CTRL_NS_INT_CTRL_SHIFT));
  64. if (omap_rev() == OMAP4430_REV_ES1_0) {
  65. aux_ctrl |= 0x2 << L2X0_AUX_CTRL_WAY_SIZE_SHIFT;
  66. } else {
  67. aux_ctrl |= ((0x3 << L2X0_AUX_CTRL_WAY_SIZE_SHIFT) |
  68. (1 << L2X0_AUX_CTRL_SHARE_OVERRIDE_SHIFT) |
  69. (1 << L2X0_AUX_CTRL_DATA_PREFETCH_SHIFT) |
  70. (1 << L2X0_AUX_CTRL_INSTR_PREFETCH_SHIFT) |
  71. (1 << L2X0_AUX_CTRL_EARLY_BRESP_SHIFT));
  72. }
  73. if (omap_rev() != OMAP4430_REV_ES1_0)
  74. omap_smc1(0x109, aux_ctrl);
  75. /* Enable PL310 L2 Cache controller */
  76. omap_smc1(0x102, 0x1);
  77. l2x0_init(l2cache_base, aux_ctrl, L2X0_AUX_CTRL_MASK);
  78. /*
  79. * Override default outer_cache.disable with a OMAP4
  80. * specific one
  81. */
  82. outer_cache.disable = omap4_l2x0_disable;
  83. return 0;
  84. }
  85. early_initcall(omap_l2_cache_init);
  86. #endif