iwl3945-base.c 119 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/ieee80211_radiotap.h>
  42. #include <net/lib80211.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #define DRV_NAME "iwl3945"
  46. #include "iwl-fh.h"
  47. #include "iwl-3945-fh.h"
  48. #include "iwl-commands.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-3945.h"
  51. #include "iwl-helpers.h"
  52. #include "iwl-core.h"
  53. #include "iwl-dev.h"
  54. /*
  55. * module name, copyright, version, etc.
  56. */
  57. #define DRV_DESCRIPTION \
  58. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  59. #ifdef CONFIG_IWLWIFI_DEBUG
  60. #define VD "d"
  61. #else
  62. #define VD
  63. #endif
  64. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  65. #define VS "s"
  66. #else
  67. #define VS
  68. #endif
  69. #define IWL39_VERSION "1.2.26k" VD VS
  70. #define DRV_COPYRIGHT "Copyright(c) 2003-2009 Intel Corporation"
  71. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  72. #define DRV_VERSION IWL39_VERSION
  73. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  74. MODULE_VERSION(DRV_VERSION);
  75. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  76. MODULE_LICENSE("GPL");
  77. /* module parameters */
  78. struct iwl_mod_params iwl3945_mod_params = {
  79. .num_of_queues = IWL39_NUM_QUEUES, /* Not used */
  80. .sw_crypto = 1,
  81. .restart_fw = 1,
  82. /* the rest are 0 by default */
  83. };
  84. /**
  85. * iwl3945_get_antenna_flags - Get antenna flags for RXON command
  86. * @priv: eeprom and antenna fields are used to determine antenna flags
  87. *
  88. * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  89. * iwl3945_mod_params.antenna specifies the antenna diversity mode:
  90. *
  91. * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  92. * IWL_ANTENNA_MAIN - Force MAIN antenna
  93. * IWL_ANTENNA_AUX - Force AUX antenna
  94. */
  95. __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
  96. {
  97. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  98. switch (iwl3945_mod_params.antenna) {
  99. case IWL_ANTENNA_DIVERSITY:
  100. return 0;
  101. case IWL_ANTENNA_MAIN:
  102. if (eeprom->antenna_switch_type)
  103. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  104. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  105. case IWL_ANTENNA_AUX:
  106. if (eeprom->antenna_switch_type)
  107. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  108. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  109. }
  110. /* bad antenna selector value */
  111. IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
  112. iwl3945_mod_params.antenna);
  113. return 0; /* "diversity" is default if error */
  114. }
  115. static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
  116. struct ieee80211_key_conf *keyconf,
  117. u8 sta_id)
  118. {
  119. unsigned long flags;
  120. __le16 key_flags = 0;
  121. int ret;
  122. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  123. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  124. if (sta_id == priv->hw_params.bcast_sta_id)
  125. key_flags |= STA_KEY_MULTICAST_MSK;
  126. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  127. keyconf->hw_key_idx = keyconf->keyidx;
  128. key_flags &= ~STA_KEY_FLG_INVALID;
  129. spin_lock_irqsave(&priv->sta_lock, flags);
  130. priv->stations[sta_id].keyinfo.alg = keyconf->alg;
  131. priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
  132. memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
  133. keyconf->keylen);
  134. memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
  135. keyconf->keylen);
  136. if ((priv->stations[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
  137. == STA_KEY_FLG_NO_ENC)
  138. priv->stations[sta_id].sta.key.key_offset =
  139. iwl_get_free_ucode_key_index(priv);
  140. /* else, we are overriding an existing key => no need to allocated room
  141. * in uCode. */
  142. WARN(priv->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  143. "no space for a new key");
  144. priv->stations[sta_id].sta.key.key_flags = key_flags;
  145. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  146. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  147. IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
  148. ret = iwl_send_add_sta(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
  149. spin_unlock_irqrestore(&priv->sta_lock, flags);
  150. return ret;
  151. }
  152. static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
  153. struct ieee80211_key_conf *keyconf,
  154. u8 sta_id)
  155. {
  156. return -EOPNOTSUPP;
  157. }
  158. static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
  159. struct ieee80211_key_conf *keyconf,
  160. u8 sta_id)
  161. {
  162. return -EOPNOTSUPP;
  163. }
  164. static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  165. {
  166. unsigned long flags;
  167. spin_lock_irqsave(&priv->sta_lock, flags);
  168. memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
  169. memset(&priv->stations[sta_id].sta.key, 0,
  170. sizeof(struct iwl4965_keyinfo));
  171. priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  172. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  173. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  174. spin_unlock_irqrestore(&priv->sta_lock, flags);
  175. IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
  176. iwl_send_add_sta(priv, &priv->stations[sta_id].sta, 0);
  177. return 0;
  178. }
  179. static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
  180. struct ieee80211_key_conf *keyconf, u8 sta_id)
  181. {
  182. int ret = 0;
  183. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  184. switch (keyconf->alg) {
  185. case ALG_CCMP:
  186. ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
  187. break;
  188. case ALG_TKIP:
  189. ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
  190. break;
  191. case ALG_WEP:
  192. ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
  193. break;
  194. default:
  195. IWL_ERR(priv, "Unknown alg: %s alg = %d\n", __func__, keyconf->alg);
  196. ret = -EINVAL;
  197. }
  198. IWL_DEBUG_WEP(priv, "Set dynamic key: alg= %d len=%d idx=%d sta=%d ret=%d\n",
  199. keyconf->alg, keyconf->keylen, keyconf->keyidx,
  200. sta_id, ret);
  201. return ret;
  202. }
  203. static int iwl3945_remove_static_key(struct iwl_priv *priv)
  204. {
  205. int ret = -EOPNOTSUPP;
  206. return ret;
  207. }
  208. static int iwl3945_set_static_key(struct iwl_priv *priv,
  209. struct ieee80211_key_conf *key)
  210. {
  211. if (key->alg == ALG_WEP)
  212. return -EOPNOTSUPP;
  213. IWL_ERR(priv, "Static key invalid: alg %d\n", key->alg);
  214. return -EINVAL;
  215. }
  216. static void iwl3945_clear_free_frames(struct iwl_priv *priv)
  217. {
  218. struct list_head *element;
  219. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  220. priv->frames_count);
  221. while (!list_empty(&priv->free_frames)) {
  222. element = priv->free_frames.next;
  223. list_del(element);
  224. kfree(list_entry(element, struct iwl3945_frame, list));
  225. priv->frames_count--;
  226. }
  227. if (priv->frames_count) {
  228. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  229. priv->frames_count);
  230. priv->frames_count = 0;
  231. }
  232. }
  233. static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
  234. {
  235. struct iwl3945_frame *frame;
  236. struct list_head *element;
  237. if (list_empty(&priv->free_frames)) {
  238. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  239. if (!frame) {
  240. IWL_ERR(priv, "Could not allocate frame!\n");
  241. return NULL;
  242. }
  243. priv->frames_count++;
  244. return frame;
  245. }
  246. element = priv->free_frames.next;
  247. list_del(element);
  248. return list_entry(element, struct iwl3945_frame, list);
  249. }
  250. static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
  251. {
  252. memset(frame, 0, sizeof(*frame));
  253. list_add(&frame->list, &priv->free_frames);
  254. }
  255. unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
  256. struct ieee80211_hdr *hdr,
  257. int left)
  258. {
  259. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  260. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  261. (priv->iw_mode != NL80211_IFTYPE_AP)))
  262. return 0;
  263. if (priv->ibss_beacon->len > left)
  264. return 0;
  265. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  266. return priv->ibss_beacon->len;
  267. }
  268. static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
  269. {
  270. struct iwl3945_frame *frame;
  271. unsigned int frame_size;
  272. int rc;
  273. u8 rate;
  274. frame = iwl3945_get_free_frame(priv);
  275. if (!frame) {
  276. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  277. "command.\n");
  278. return -ENOMEM;
  279. }
  280. rate = iwl_rate_get_lowest_plcp(priv);
  281. frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
  282. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  283. &frame->u.cmd[0]);
  284. iwl3945_free_frame(priv, frame);
  285. return rc;
  286. }
  287. static void iwl3945_unset_hw_params(struct iwl_priv *priv)
  288. {
  289. if (priv->shared_virt)
  290. pci_free_consistent(priv->pci_dev,
  291. sizeof(struct iwl3945_shared),
  292. priv->shared_virt,
  293. priv->shared_phys);
  294. }
  295. static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  296. struct ieee80211_tx_info *info,
  297. struct iwl_device_cmd *cmd,
  298. struct sk_buff *skb_frag,
  299. int sta_id)
  300. {
  301. struct iwl3945_tx_cmd *tx = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  302. struct iwl_hw_key *keyinfo = &priv->stations[sta_id].keyinfo;
  303. switch (keyinfo->alg) {
  304. case ALG_CCMP:
  305. tx->sec_ctl = TX_CMD_SEC_CCM;
  306. memcpy(tx->key, keyinfo->key, keyinfo->keylen);
  307. IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
  308. break;
  309. case ALG_TKIP:
  310. break;
  311. case ALG_WEP:
  312. tx->sec_ctl = TX_CMD_SEC_WEP |
  313. (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  314. if (keyinfo->keylen == 13)
  315. tx->sec_ctl |= TX_CMD_SEC_KEY128;
  316. memcpy(&tx->key[3], keyinfo->key, keyinfo->keylen);
  317. IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
  318. "with key %d\n", info->control.hw_key->hw_key_idx);
  319. break;
  320. default:
  321. IWL_ERR(priv, "Unknown encode alg %d\n", keyinfo->alg);
  322. break;
  323. }
  324. }
  325. /*
  326. * handle build REPLY_TX command notification.
  327. */
  328. static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
  329. struct iwl_device_cmd *cmd,
  330. struct ieee80211_tx_info *info,
  331. struct ieee80211_hdr *hdr, u8 std_id)
  332. {
  333. struct iwl3945_tx_cmd *tx = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  334. __le32 tx_flags = tx->tx_flags;
  335. __le16 fc = hdr->frame_control;
  336. u8 rc_flags = info->control.rates[0].flags;
  337. tx->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  338. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  339. tx_flags |= TX_CMD_FLG_ACK_MSK;
  340. if (ieee80211_is_mgmt(fc))
  341. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  342. if (ieee80211_is_probe_resp(fc) &&
  343. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  344. tx_flags |= TX_CMD_FLG_TSF_MSK;
  345. } else {
  346. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  347. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  348. }
  349. tx->sta_id = std_id;
  350. if (ieee80211_has_morefrags(fc))
  351. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  352. if (ieee80211_is_data_qos(fc)) {
  353. u8 *qc = ieee80211_get_qos_ctl(hdr);
  354. tx->tid_tspec = qc[0] & 0xf;
  355. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  356. } else {
  357. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  358. }
  359. if (rc_flags & IEEE80211_TX_RC_USE_RTS_CTS) {
  360. tx_flags |= TX_CMD_FLG_RTS_MSK;
  361. tx_flags &= ~TX_CMD_FLG_CTS_MSK;
  362. } else if (rc_flags & IEEE80211_TX_RC_USE_CTS_PROTECT) {
  363. tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  364. tx_flags |= TX_CMD_FLG_CTS_MSK;
  365. }
  366. if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
  367. tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  368. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  369. if (ieee80211_is_mgmt(fc)) {
  370. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  371. tx->timeout.pm_frame_timeout = cpu_to_le16(3);
  372. else
  373. tx->timeout.pm_frame_timeout = cpu_to_le16(2);
  374. } else {
  375. tx->timeout.pm_frame_timeout = 0;
  376. #ifdef CONFIG_IWLWIFI_LEDS
  377. priv->rxtxpackets += le16_to_cpu(cmd->cmd.tx.len);
  378. #endif
  379. }
  380. tx->driver_txop = 0;
  381. tx->tx_flags = tx_flags;
  382. tx->next_frame_len = 0;
  383. }
  384. /*
  385. * start REPLY_TX command process
  386. */
  387. static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
  388. {
  389. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  390. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  391. struct iwl3945_tx_cmd *tx;
  392. struct iwl_tx_queue *txq = NULL;
  393. struct iwl_queue *q = NULL;
  394. struct iwl_device_cmd *out_cmd;
  395. struct iwl_cmd_meta *out_meta;
  396. dma_addr_t phys_addr;
  397. dma_addr_t txcmd_phys;
  398. int txq_id = skb_get_queue_mapping(skb);
  399. u16 len, idx, len_org, hdr_len; /* TODO: len_org is not used */
  400. u8 id;
  401. u8 unicast;
  402. u8 sta_id;
  403. u8 tid = 0;
  404. u16 seq_number = 0;
  405. __le16 fc;
  406. u8 wait_write_ptr = 0;
  407. u8 *qc = NULL;
  408. unsigned long flags;
  409. int rc;
  410. spin_lock_irqsave(&priv->lock, flags);
  411. if (iwl_is_rfkill(priv)) {
  412. IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
  413. goto drop_unlock;
  414. }
  415. if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
  416. IWL_ERR(priv, "ERROR: No TX rate available.\n");
  417. goto drop_unlock;
  418. }
  419. unicast = !is_multicast_ether_addr(hdr->addr1);
  420. id = 0;
  421. fc = hdr->frame_control;
  422. #ifdef CONFIG_IWLWIFI_DEBUG
  423. if (ieee80211_is_auth(fc))
  424. IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
  425. else if (ieee80211_is_assoc_req(fc))
  426. IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
  427. else if (ieee80211_is_reassoc_req(fc))
  428. IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
  429. #endif
  430. /* drop all data frame if we are not associated */
  431. if (ieee80211_is_data(fc) &&
  432. (!iwl_is_monitor_mode(priv)) && /* packet injection */
  433. (!iwl_is_associated(priv) ||
  434. ((priv->iw_mode == NL80211_IFTYPE_STATION) && !priv->assoc_id))) {
  435. IWL_DEBUG_DROP(priv, "Dropping - !iwl_is_associated\n");
  436. goto drop_unlock;
  437. }
  438. spin_unlock_irqrestore(&priv->lock, flags);
  439. hdr_len = ieee80211_hdrlen(fc);
  440. /* Find (or create) index into station table for destination station */
  441. sta_id = iwl_get_sta_id(priv, hdr);
  442. if (sta_id == IWL_INVALID_STATION) {
  443. IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
  444. hdr->addr1);
  445. goto drop;
  446. }
  447. IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
  448. if (ieee80211_is_data_qos(fc)) {
  449. qc = ieee80211_get_qos_ctl(hdr);
  450. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  451. seq_number = priv->stations[sta_id].tid[tid].seq_number &
  452. IEEE80211_SCTL_SEQ;
  453. hdr->seq_ctrl = cpu_to_le16(seq_number) |
  454. (hdr->seq_ctrl &
  455. cpu_to_le16(IEEE80211_SCTL_FRAG));
  456. seq_number += 0x10;
  457. }
  458. /* Descriptor for chosen Tx queue */
  459. txq = &priv->txq[txq_id];
  460. q = &txq->q;
  461. spin_lock_irqsave(&priv->lock, flags);
  462. idx = get_cmd_index(q, q->write_ptr, 0);
  463. /* Set up driver data for this TFD */
  464. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
  465. txq->txb[q->write_ptr].skb[0] = skb;
  466. /* Init first empty entry in queue's array of Tx/cmd buffers */
  467. out_cmd = txq->cmd[idx];
  468. out_meta = &txq->meta[idx];
  469. tx = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
  470. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  471. memset(tx, 0, sizeof(*tx));
  472. /*
  473. * Set up the Tx-command (not MAC!) header.
  474. * Store the chosen Tx queue and TFD index within the sequence field;
  475. * after Tx, uCode's Tx response will return this value so driver can
  476. * locate the frame within the tx queue and do post-tx processing.
  477. */
  478. out_cmd->hdr.cmd = REPLY_TX;
  479. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  480. INDEX_TO_SEQ(q->write_ptr)));
  481. /* Copy MAC header from skb into command buffer */
  482. memcpy(tx->hdr, hdr, hdr_len);
  483. if (info->control.hw_key)
  484. iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
  485. /* TODO need this for burst mode later on */
  486. iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
  487. /* set is_hcca to 0; it probably will never be implemented */
  488. iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
  489. /* Total # bytes to be transmitted */
  490. len = (u16)skb->len;
  491. tx->len = cpu_to_le16(len);
  492. iwl_dbg_log_tx_data_frame(priv, len, hdr);
  493. tx->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  494. tx->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  495. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  496. txq->need_update = 1;
  497. if (qc)
  498. priv->stations[sta_id].tid[tid].seq_number = seq_number;
  499. } else {
  500. wait_write_ptr = 1;
  501. txq->need_update = 0;
  502. }
  503. IWL_DEBUG_TX(priv, "sequence nr = 0X%x \n",
  504. le16_to_cpu(out_cmd->hdr.sequence));
  505. IWL_DEBUG_TX(priv, "tx_flags = 0X%x \n", le32_to_cpu(tx->tx_flags));
  506. iwl_print_hex_dump(priv, IWL_DL_TX, tx, sizeof(*tx));
  507. iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx->hdr,
  508. ieee80211_hdrlen(fc));
  509. /*
  510. * Use the first empty entry in this queue's command buffer array
  511. * to contain the Tx command and MAC header concatenated together
  512. * (payload data will be in another buffer).
  513. * Size of this varies, due to varying MAC header length.
  514. * If end is not dword aligned, we'll have 2 extra bytes at the end
  515. * of the MAC header (device reads on dword boundaries).
  516. * We'll tell device about this padding later.
  517. */
  518. len = sizeof(struct iwl3945_tx_cmd) +
  519. sizeof(struct iwl_cmd_header) + hdr_len;
  520. len_org = len;
  521. len = (len + 3) & ~3;
  522. if (len_org != len)
  523. len_org = 1;
  524. else
  525. len_org = 0;
  526. /* Physical address of this Tx command's header (not MAC header!),
  527. * within command buffer array. */
  528. txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
  529. len, PCI_DMA_TODEVICE);
  530. /* we do not map meta data ... so we can safely access address to
  531. * provide to unmap command*/
  532. pci_unmap_addr_set(out_meta, mapping, txcmd_phys);
  533. pci_unmap_len_set(out_meta, len, len);
  534. /* Add buffer containing Tx command and MAC(!) header to TFD's
  535. * first entry */
  536. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  537. txcmd_phys, len, 1, 0);
  538. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  539. * if any (802.11 null frames have no payload). */
  540. len = skb->len - hdr_len;
  541. if (len) {
  542. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  543. len, PCI_DMA_TODEVICE);
  544. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  545. phys_addr, len,
  546. 0, U32_PAD(len));
  547. }
  548. /* Tell device the write index *just past* this latest filled TFD */
  549. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  550. rc = iwl_txq_update_write_ptr(priv, txq);
  551. spin_unlock_irqrestore(&priv->lock, flags);
  552. if (rc)
  553. return rc;
  554. if ((iwl_queue_space(q) < q->high_mark)
  555. && priv->mac80211_registered) {
  556. if (wait_write_ptr) {
  557. spin_lock_irqsave(&priv->lock, flags);
  558. txq->need_update = 1;
  559. iwl_txq_update_write_ptr(priv, txq);
  560. spin_unlock_irqrestore(&priv->lock, flags);
  561. }
  562. iwl_stop_queue(priv, skb_get_queue_mapping(skb));
  563. }
  564. return 0;
  565. drop_unlock:
  566. spin_unlock_irqrestore(&priv->lock, flags);
  567. drop:
  568. return -1;
  569. }
  570. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  571. #include "iwl-spectrum.h"
  572. #define BEACON_TIME_MASK_LOW 0x00FFFFFF
  573. #define BEACON_TIME_MASK_HIGH 0xFF000000
  574. #define TIME_UNIT 1024
  575. /*
  576. * extended beacon time format
  577. * time in usec will be changed into a 32-bit value in 8:24 format
  578. * the high 1 byte is the beacon counts
  579. * the lower 3 bytes is the time in usec within one beacon interval
  580. */
  581. static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
  582. {
  583. u32 quot;
  584. u32 rem;
  585. u32 interval = beacon_interval * 1024;
  586. if (!interval || !usec)
  587. return 0;
  588. quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
  589. rem = (usec % interval) & BEACON_TIME_MASK_LOW;
  590. return (quot << 24) + rem;
  591. }
  592. /* base is usually what we get from ucode with each received frame,
  593. * the same as HW timer counter counting down
  594. */
  595. static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
  596. {
  597. u32 base_low = base & BEACON_TIME_MASK_LOW;
  598. u32 addon_low = addon & BEACON_TIME_MASK_LOW;
  599. u32 interval = beacon_interval * TIME_UNIT;
  600. u32 res = (base & BEACON_TIME_MASK_HIGH) +
  601. (addon & BEACON_TIME_MASK_HIGH);
  602. if (base_low > addon_low)
  603. res += base_low - addon_low;
  604. else if (base_low < addon_low) {
  605. res += interval + base_low - addon_low;
  606. res += (1 << 24);
  607. } else
  608. res += (1 << 24);
  609. return cpu_to_le32(res);
  610. }
  611. static int iwl3945_get_measurement(struct iwl_priv *priv,
  612. struct ieee80211_measurement_params *params,
  613. u8 type)
  614. {
  615. struct iwl_spectrum_cmd spectrum;
  616. struct iwl_rx_packet *res;
  617. struct iwl_host_cmd cmd = {
  618. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  619. .data = (void *)&spectrum,
  620. .flags = CMD_WANT_SKB,
  621. };
  622. u32 add_time = le64_to_cpu(params->start_time);
  623. int rc;
  624. int spectrum_resp_status;
  625. int duration = le16_to_cpu(params->duration);
  626. if (iwl_is_associated(priv))
  627. add_time =
  628. iwl3945_usecs_to_beacons(
  629. le64_to_cpu(params->start_time) - priv->last_tsf,
  630. le16_to_cpu(priv->rxon_timing.beacon_interval));
  631. memset(&spectrum, 0, sizeof(spectrum));
  632. spectrum.channel_count = cpu_to_le16(1);
  633. spectrum.flags =
  634. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  635. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  636. cmd.len = sizeof(spectrum);
  637. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  638. if (iwl_is_associated(priv))
  639. spectrum.start_time =
  640. iwl3945_add_beacon_time(priv->last_beacon_time,
  641. add_time,
  642. le16_to_cpu(priv->rxon_timing.beacon_interval));
  643. else
  644. spectrum.start_time = 0;
  645. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  646. spectrum.channels[0].channel = params->channel;
  647. spectrum.channels[0].type = type;
  648. if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
  649. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  650. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  651. rc = iwl_send_cmd_sync(priv, &cmd);
  652. if (rc)
  653. return rc;
  654. res = (struct iwl_rx_packet *)cmd.reply_skb->data;
  655. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  656. IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
  657. rc = -EIO;
  658. }
  659. spectrum_resp_status = le16_to_cpu(res->u.spectrum.status);
  660. switch (spectrum_resp_status) {
  661. case 0: /* Command will be handled */
  662. if (res->u.spectrum.id != 0xff) {
  663. IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
  664. res->u.spectrum.id);
  665. priv->measurement_status &= ~MEASUREMENT_READY;
  666. }
  667. priv->measurement_status |= MEASUREMENT_ACTIVE;
  668. rc = 0;
  669. break;
  670. case 1: /* Command will not be handled */
  671. rc = -EAGAIN;
  672. break;
  673. }
  674. dev_kfree_skb_any(cmd.reply_skb);
  675. return rc;
  676. }
  677. #endif
  678. static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
  679. struct iwl_rx_mem_buffer *rxb)
  680. {
  681. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  682. struct iwl_alive_resp *palive;
  683. struct delayed_work *pwork;
  684. palive = &pkt->u.alive_frame;
  685. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  686. "0x%01X 0x%01X\n",
  687. palive->is_valid, palive->ver_type,
  688. palive->ver_subtype);
  689. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  690. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  691. memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
  692. sizeof(struct iwl_alive_resp));
  693. pwork = &priv->init_alive_start;
  694. } else {
  695. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  696. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  697. sizeof(struct iwl_alive_resp));
  698. pwork = &priv->alive_start;
  699. iwl3945_disable_events(priv);
  700. }
  701. /* We delay the ALIVE response by 5ms to
  702. * give the HW RF Kill time to activate... */
  703. if (palive->is_valid == UCODE_VALID_OK)
  704. queue_delayed_work(priv->workqueue, pwork,
  705. msecs_to_jiffies(5));
  706. else
  707. IWL_WARN(priv, "uCode did not respond OK.\n");
  708. }
  709. static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
  710. struct iwl_rx_mem_buffer *rxb)
  711. {
  712. #ifdef CONFIG_IWLWIFI_DEBUG
  713. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  714. #endif
  715. IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  716. return;
  717. }
  718. static void iwl3945_bg_beacon_update(struct work_struct *work)
  719. {
  720. struct iwl_priv *priv =
  721. container_of(work, struct iwl_priv, beacon_update);
  722. struct sk_buff *beacon;
  723. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  724. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  725. if (!beacon) {
  726. IWL_ERR(priv, "update beacon failed\n");
  727. return;
  728. }
  729. mutex_lock(&priv->mutex);
  730. /* new beacon skb is allocated every time; dispose previous.*/
  731. if (priv->ibss_beacon)
  732. dev_kfree_skb(priv->ibss_beacon);
  733. priv->ibss_beacon = beacon;
  734. mutex_unlock(&priv->mutex);
  735. iwl3945_send_beacon_cmd(priv);
  736. }
  737. static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
  738. struct iwl_rx_mem_buffer *rxb)
  739. {
  740. #ifdef CONFIG_IWLWIFI_DEBUG
  741. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  742. struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  743. u8 rate = beacon->beacon_notify_hdr.rate;
  744. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  745. "tsf %d %d rate %d\n",
  746. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  747. beacon->beacon_notify_hdr.failure_frame,
  748. le32_to_cpu(beacon->ibss_mgr_status),
  749. le32_to_cpu(beacon->high_tsf),
  750. le32_to_cpu(beacon->low_tsf), rate);
  751. #endif
  752. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  753. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  754. queue_work(priv->workqueue, &priv->beacon_update);
  755. }
  756. /* Handle notification from uCode that card's power state is changing
  757. * due to software, hardware, or critical temperature RFKILL */
  758. static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
  759. struct iwl_rx_mem_buffer *rxb)
  760. {
  761. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  762. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  763. unsigned long status = priv->status;
  764. IWL_WARN(priv, "Card state received: HW:%s SW:%s\n",
  765. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  766. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  767. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  768. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  769. if (flags & HW_CARD_DISABLED)
  770. set_bit(STATUS_RF_KILL_HW, &priv->status);
  771. else
  772. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  773. iwl_scan_cancel(priv);
  774. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  775. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  776. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  777. test_bit(STATUS_RF_KILL_HW, &priv->status));
  778. else
  779. wake_up_interruptible(&priv->wait_command_queue);
  780. }
  781. /**
  782. * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
  783. *
  784. * Setup the RX handlers for each of the reply types sent from the uCode
  785. * to the host.
  786. *
  787. * This function chains into the hardware specific files for them to setup
  788. * any hardware specific handlers as well.
  789. */
  790. static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
  791. {
  792. priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
  793. priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
  794. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  795. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  796. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  797. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  798. iwl_rx_pm_debug_statistics_notif;
  799. priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
  800. /*
  801. * The same handler is used for both the REPLY to a discrete
  802. * statistics request from the host as well as for the periodic
  803. * statistics notifications (after received beacons) from the uCode.
  804. */
  805. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_hw_rx_statistics;
  806. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
  807. iwl_setup_spectrum_handlers(priv);
  808. iwl_setup_rx_scan_handlers(priv);
  809. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
  810. /* Set up hardware specific Rx handlers */
  811. iwl3945_hw_rx_handler_setup(priv);
  812. }
  813. /************************** RX-FUNCTIONS ****************************/
  814. /*
  815. * Rx theory of operation
  816. *
  817. * The host allocates 32 DMA target addresses and passes the host address
  818. * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
  819. * 0 to 31
  820. *
  821. * Rx Queue Indexes
  822. * The host/firmware share two index registers for managing the Rx buffers.
  823. *
  824. * The READ index maps to the first position that the firmware may be writing
  825. * to -- the driver can read up to (but not including) this position and get
  826. * good data.
  827. * The READ index is managed by the firmware once the card is enabled.
  828. *
  829. * The WRITE index maps to the last position the driver has read from -- the
  830. * position preceding WRITE is the last slot the firmware can place a packet.
  831. *
  832. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  833. * WRITE = READ.
  834. *
  835. * During initialization, the host sets up the READ queue position to the first
  836. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  837. *
  838. * When the firmware places a packet in a buffer, it will advance the READ index
  839. * and fire the RX interrupt. The driver can then query the READ index and
  840. * process as many packets as possible, moving the WRITE index forward as it
  841. * resets the Rx queue buffers with new memory.
  842. *
  843. * The management in the driver is as follows:
  844. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  845. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  846. * to replenish the iwl->rxq->rx_free.
  847. * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  848. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  849. * 'processed' and 'read' driver indexes as well)
  850. * + A received packet is processed and handed to the kernel network stack,
  851. * detached from the iwl->rxq. The driver 'processed' index is updated.
  852. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  853. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  854. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  855. * were enough free buffers and RX_STALLED is set it is cleared.
  856. *
  857. *
  858. * Driver sequence:
  859. *
  860. * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  861. * iwl3945_rx_queue_restock
  862. * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  863. * queue, updates firmware pointers, and updates
  864. * the WRITE index. If insufficient rx_free buffers
  865. * are available, schedules iwl3945_rx_replenish
  866. *
  867. * -- enable interrupts --
  868. * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
  869. * READ INDEX, detaching the SKB from the pool.
  870. * Moves the packet buffer from queue to rx_used.
  871. * Calls iwl3945_rx_queue_restock to refill any empty
  872. * slots.
  873. * ...
  874. *
  875. */
  876. /**
  877. * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  878. */
  879. static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
  880. dma_addr_t dma_addr)
  881. {
  882. return cpu_to_le32((u32)dma_addr);
  883. }
  884. /**
  885. * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
  886. *
  887. * If there are slots in the RX queue that need to be restocked,
  888. * and we have free pre-allocated buffers, fill the ranks as much
  889. * as we can, pulling from rx_free.
  890. *
  891. * This moves the 'write' index forward to catch up with 'processed', and
  892. * also updates the memory address in the firmware to reference the new
  893. * target buffer.
  894. */
  895. static int iwl3945_rx_queue_restock(struct iwl_priv *priv)
  896. {
  897. struct iwl_rx_queue *rxq = &priv->rxq;
  898. struct list_head *element;
  899. struct iwl_rx_mem_buffer *rxb;
  900. unsigned long flags;
  901. int write, rc;
  902. spin_lock_irqsave(&rxq->lock, flags);
  903. write = rxq->write & ~0x7;
  904. while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  905. /* Get next free Rx buffer, remove from free list */
  906. element = rxq->rx_free.next;
  907. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  908. list_del(element);
  909. /* Point to Rx buffer via next RBD in circular buffer */
  910. rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->real_dma_addr);
  911. rxq->queue[rxq->write] = rxb;
  912. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  913. rxq->free_count--;
  914. }
  915. spin_unlock_irqrestore(&rxq->lock, flags);
  916. /* If the pre-allocated buffer pool is dropping low, schedule to
  917. * refill it */
  918. if (rxq->free_count <= RX_LOW_WATERMARK)
  919. queue_work(priv->workqueue, &priv->rx_replenish);
  920. /* If we've added more space for the firmware to place data, tell it.
  921. * Increment device's write pointer in multiples of 8. */
  922. if ((rxq->write_actual != (rxq->write & ~0x7))
  923. || (abs(rxq->write - rxq->read) > 7)) {
  924. spin_lock_irqsave(&rxq->lock, flags);
  925. rxq->need_update = 1;
  926. spin_unlock_irqrestore(&rxq->lock, flags);
  927. rc = iwl_rx_queue_update_write_ptr(priv, rxq);
  928. if (rc)
  929. return rc;
  930. }
  931. return 0;
  932. }
  933. /**
  934. * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
  935. *
  936. * When moving to rx_free an SKB is allocated for the slot.
  937. *
  938. * Also restock the Rx queue via iwl3945_rx_queue_restock.
  939. * This is called as a scheduled work item (except for during initialization)
  940. */
  941. static void iwl3945_rx_allocate(struct iwl_priv *priv, gfp_t priority)
  942. {
  943. struct iwl_rx_queue *rxq = &priv->rxq;
  944. struct list_head *element;
  945. struct iwl_rx_mem_buffer *rxb;
  946. unsigned long flags;
  947. while (1) {
  948. spin_lock_irqsave(&rxq->lock, flags);
  949. if (list_empty(&rxq->rx_used)) {
  950. spin_unlock_irqrestore(&rxq->lock, flags);
  951. return;
  952. }
  953. element = rxq->rx_used.next;
  954. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  955. list_del(element);
  956. spin_unlock_irqrestore(&rxq->lock, flags);
  957. /* Alloc a new receive buffer */
  958. rxb->skb =
  959. alloc_skb(priv->hw_params.rx_buf_size,
  960. priority);
  961. if (!rxb->skb) {
  962. if (net_ratelimit())
  963. IWL_CRIT(priv, ": Can not allocate SKB buffers\n");
  964. /* We don't reschedule replenish work here -- we will
  965. * call the restock method and if it still needs
  966. * more buffers it will schedule replenish */
  967. break;
  968. }
  969. /* If radiotap head is required, reserve some headroom here.
  970. * The physical head count is a variable rx_stats->phy_count.
  971. * We reserve 4 bytes here. Plus these extra bytes, the
  972. * headroom of the physical head should be enough for the
  973. * radiotap head that iwl3945 supported. See iwl3945_rt.
  974. */
  975. skb_reserve(rxb->skb, 4);
  976. /* Get physical address of RB/SKB */
  977. rxb->real_dma_addr = pci_map_single(priv->pci_dev,
  978. rxb->skb->data,
  979. priv->hw_params.rx_buf_size,
  980. PCI_DMA_FROMDEVICE);
  981. spin_lock_irqsave(&rxq->lock, flags);
  982. list_add_tail(&rxb->list, &rxq->rx_free);
  983. priv->alloc_rxb_skb++;
  984. rxq->free_count++;
  985. spin_unlock_irqrestore(&rxq->lock, flags);
  986. }
  987. }
  988. void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  989. {
  990. unsigned long flags;
  991. int i;
  992. spin_lock_irqsave(&rxq->lock, flags);
  993. INIT_LIST_HEAD(&rxq->rx_free);
  994. INIT_LIST_HEAD(&rxq->rx_used);
  995. /* Fill the rx_used queue with _all_ of the Rx buffers */
  996. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  997. /* In the reset function, these buffers may have been allocated
  998. * to an SKB, so we need to unmap and free potential storage */
  999. if (rxq->pool[i].skb != NULL) {
  1000. pci_unmap_single(priv->pci_dev,
  1001. rxq->pool[i].real_dma_addr,
  1002. priv->hw_params.rx_buf_size,
  1003. PCI_DMA_FROMDEVICE);
  1004. priv->alloc_rxb_skb--;
  1005. dev_kfree_skb(rxq->pool[i].skb);
  1006. rxq->pool[i].skb = NULL;
  1007. }
  1008. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  1009. }
  1010. /* Set us so that we have processed and used all buffers, but have
  1011. * not restocked the Rx queue with fresh buffers */
  1012. rxq->read = rxq->write = 0;
  1013. rxq->free_count = 0;
  1014. rxq->write_actual = 0;
  1015. spin_unlock_irqrestore(&rxq->lock, flags);
  1016. }
  1017. void iwl3945_rx_replenish(void *data)
  1018. {
  1019. struct iwl_priv *priv = data;
  1020. unsigned long flags;
  1021. iwl3945_rx_allocate(priv, GFP_KERNEL);
  1022. spin_lock_irqsave(&priv->lock, flags);
  1023. iwl3945_rx_queue_restock(priv);
  1024. spin_unlock_irqrestore(&priv->lock, flags);
  1025. }
  1026. static void iwl3945_rx_replenish_now(struct iwl_priv *priv)
  1027. {
  1028. iwl3945_rx_allocate(priv, GFP_ATOMIC);
  1029. iwl3945_rx_queue_restock(priv);
  1030. }
  1031. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  1032. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  1033. * This free routine walks the list of POOL entries and if SKB is set to
  1034. * non NULL it is unmapped and freed
  1035. */
  1036. static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1037. {
  1038. int i;
  1039. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  1040. if (rxq->pool[i].skb != NULL) {
  1041. pci_unmap_single(priv->pci_dev,
  1042. rxq->pool[i].real_dma_addr,
  1043. priv->hw_params.rx_buf_size,
  1044. PCI_DMA_FROMDEVICE);
  1045. dev_kfree_skb(rxq->pool[i].skb);
  1046. }
  1047. }
  1048. pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  1049. rxq->dma_addr);
  1050. pci_free_consistent(priv->pci_dev, sizeof(struct iwl_rb_status),
  1051. rxq->rb_stts, rxq->rb_stts_dma);
  1052. rxq->bd = NULL;
  1053. rxq->rb_stts = NULL;
  1054. }
  1055. /* Convert linear signal-to-noise ratio into dB */
  1056. static u8 ratio2dB[100] = {
  1057. /* 0 1 2 3 4 5 6 7 8 9 */
  1058. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  1059. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  1060. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  1061. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  1062. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  1063. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  1064. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  1065. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  1066. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  1067. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  1068. };
  1069. /* Calculates a relative dB value from a ratio of linear
  1070. * (i.e. not dB) signal levels.
  1071. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  1072. int iwl3945_calc_db_from_ratio(int sig_ratio)
  1073. {
  1074. /* 1000:1 or higher just report as 60 dB */
  1075. if (sig_ratio >= 1000)
  1076. return 60;
  1077. /* 100:1 or higher, divide by 10 and use table,
  1078. * add 20 dB to make up for divide by 10 */
  1079. if (sig_ratio >= 100)
  1080. return 20 + (int)ratio2dB[sig_ratio/10];
  1081. /* We shouldn't see this */
  1082. if (sig_ratio < 1)
  1083. return 0;
  1084. /* Use table for ratios 1:1 - 99:1 */
  1085. return (int)ratio2dB[sig_ratio];
  1086. }
  1087. #define PERFECT_RSSI (-20) /* dBm */
  1088. #define WORST_RSSI (-95) /* dBm */
  1089. #define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
  1090. /* Calculate an indication of rx signal quality (a percentage, not dBm!).
  1091. * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
  1092. * about formulas used below. */
  1093. int iwl3945_calc_sig_qual(int rssi_dbm, int noise_dbm)
  1094. {
  1095. int sig_qual;
  1096. int degradation = PERFECT_RSSI - rssi_dbm;
  1097. /* If we get a noise measurement, use signal-to-noise ratio (SNR)
  1098. * as indicator; formula is (signal dbm - noise dbm).
  1099. * SNR at or above 40 is a great signal (100%).
  1100. * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
  1101. * Weakest usable signal is usually 10 - 15 dB SNR. */
  1102. if (noise_dbm) {
  1103. if (rssi_dbm - noise_dbm >= 40)
  1104. return 100;
  1105. else if (rssi_dbm < noise_dbm)
  1106. return 0;
  1107. sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
  1108. /* Else use just the signal level.
  1109. * This formula is a least squares fit of data points collected and
  1110. * compared with a reference system that had a percentage (%) display
  1111. * for signal quality. */
  1112. } else
  1113. sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
  1114. (15 * RSSI_RANGE + 62 * degradation)) /
  1115. (RSSI_RANGE * RSSI_RANGE);
  1116. if (sig_qual > 100)
  1117. sig_qual = 100;
  1118. else if (sig_qual < 1)
  1119. sig_qual = 0;
  1120. return sig_qual;
  1121. }
  1122. /**
  1123. * iwl3945_rx_handle - Main entry function for receiving responses from uCode
  1124. *
  1125. * Uses the priv->rx_handlers callback function array to invoke
  1126. * the appropriate handlers, including command responses,
  1127. * frame-received notifications, and other notifications.
  1128. */
  1129. static void iwl3945_rx_handle(struct iwl_priv *priv)
  1130. {
  1131. struct iwl_rx_mem_buffer *rxb;
  1132. struct iwl_rx_packet *pkt;
  1133. struct iwl_rx_queue *rxq = &priv->rxq;
  1134. u32 r, i;
  1135. int reclaim;
  1136. unsigned long flags;
  1137. u8 fill_rx = 0;
  1138. u32 count = 8;
  1139. int total_empty = 0;
  1140. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1141. * buffer that the driver may process (last buffer filled by ucode). */
  1142. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1143. i = rxq->read;
  1144. /* calculate total frames need to be restock after handling RX */
  1145. total_empty = r - priv->rxq.write_actual;
  1146. if (total_empty < 0)
  1147. total_empty += RX_QUEUE_SIZE;
  1148. if (total_empty > (RX_QUEUE_SIZE / 2))
  1149. fill_rx = 1;
  1150. /* Rx interrupt, but nothing sent from uCode */
  1151. if (i == r)
  1152. IWL_DEBUG(priv, IWL_DL_RX | IWL_DL_ISR, "r = %d, i = %d\n", r, i);
  1153. while (i != r) {
  1154. rxb = rxq->queue[i];
  1155. /* If an RXB doesn't have a Rx queue slot associated with it,
  1156. * then a bug has been introduced in the queue refilling
  1157. * routines -- catch it here */
  1158. BUG_ON(rxb == NULL);
  1159. rxq->queue[i] = NULL;
  1160. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  1161. priv->hw_params.rx_buf_size,
  1162. PCI_DMA_FROMDEVICE);
  1163. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  1164. /* Reclaim a command buffer only if this packet is a response
  1165. * to a (driver-originated) command.
  1166. * If the packet (e.g. Rx frame) originated from uCode,
  1167. * there is no command buffer to reclaim.
  1168. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1169. * but apparently a few don't get set; catch them here. */
  1170. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1171. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1172. (pkt->hdr.cmd != REPLY_TX);
  1173. /* Based on type of command response or notification,
  1174. * handle those that need handling via function in
  1175. * rx_handlers table. See iwl3945_setup_rx_handlers() */
  1176. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1177. IWL_DEBUG(priv, IWL_DL_HCMD | IWL_DL_RX | IWL_DL_ISR,
  1178. "r = %d, i = %d, %s, 0x%02x\n", r, i,
  1179. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1180. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1181. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  1182. } else {
  1183. /* No handling needed */
  1184. IWL_DEBUG(priv, IWL_DL_HCMD | IWL_DL_RX | IWL_DL_ISR,
  1185. "r %d i %d No handler needed for %s, 0x%02x\n",
  1186. r, i, get_cmd_string(pkt->hdr.cmd),
  1187. pkt->hdr.cmd);
  1188. }
  1189. if (reclaim) {
  1190. /* Invoke any callbacks, transfer the skb to caller, and
  1191. * fire off the (possibly) blocking iwl_send_cmd()
  1192. * as we reclaim the driver command queue */
  1193. if (rxb && rxb->skb)
  1194. iwl_tx_cmd_complete(priv, rxb);
  1195. else
  1196. IWL_WARN(priv, "Claim null rxb?\n");
  1197. }
  1198. /* For now we just don't re-use anything. We can tweak this
  1199. * later to try and re-use notification packets and SKBs that
  1200. * fail to Rx correctly */
  1201. if (rxb->skb != NULL) {
  1202. priv->alloc_rxb_skb--;
  1203. dev_kfree_skb_any(rxb->skb);
  1204. rxb->skb = NULL;
  1205. }
  1206. spin_lock_irqsave(&rxq->lock, flags);
  1207. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  1208. spin_unlock_irqrestore(&rxq->lock, flags);
  1209. i = (i + 1) & RX_QUEUE_MASK;
  1210. /* If there are a lot of unused frames,
  1211. * restock the Rx queue so ucode won't assert. */
  1212. if (fill_rx) {
  1213. count++;
  1214. if (count >= 8) {
  1215. priv->rxq.read = i;
  1216. iwl3945_rx_replenish_now(priv);
  1217. count = 0;
  1218. }
  1219. }
  1220. }
  1221. /* Backtrack one entry */
  1222. priv->rxq.read = i;
  1223. if (fill_rx)
  1224. iwl3945_rx_replenish_now(priv);
  1225. else
  1226. iwl3945_rx_queue_restock(priv);
  1227. }
  1228. /* call this function to flush any scheduled tasklet */
  1229. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  1230. {
  1231. /* wait to make sure we flush pending tasklet*/
  1232. synchronize_irq(priv->pci_dev->irq);
  1233. tasklet_kill(&priv->irq_tasklet);
  1234. }
  1235. static const char *desc_lookup(int i)
  1236. {
  1237. switch (i) {
  1238. case 1:
  1239. return "FAIL";
  1240. case 2:
  1241. return "BAD_PARAM";
  1242. case 3:
  1243. return "BAD_CHECKSUM";
  1244. case 4:
  1245. return "NMI_INTERRUPT";
  1246. case 5:
  1247. return "SYSASSERT";
  1248. case 6:
  1249. return "FATAL_ERROR";
  1250. }
  1251. return "UNKNOWN";
  1252. }
  1253. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1254. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1255. static void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
  1256. {
  1257. u32 i;
  1258. u32 desc, time, count, base, data1;
  1259. u32 blink1, blink2, ilink1, ilink2;
  1260. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1261. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1262. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1263. return;
  1264. }
  1265. count = iwl_read_targ_mem(priv, base);
  1266. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1267. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1268. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1269. priv->status, count);
  1270. }
  1271. IWL_ERR(priv, "Desc Time asrtPC blink2 "
  1272. "ilink1 nmiPC Line\n");
  1273. for (i = ERROR_START_OFFSET;
  1274. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1275. i += ERROR_ELEM_SIZE) {
  1276. desc = iwl_read_targ_mem(priv, base + i);
  1277. time =
  1278. iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
  1279. blink1 =
  1280. iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
  1281. blink2 =
  1282. iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
  1283. ilink1 =
  1284. iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
  1285. ilink2 =
  1286. iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
  1287. data1 =
  1288. iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
  1289. IWL_ERR(priv,
  1290. "%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1291. desc_lookup(desc), desc, time, blink1, blink2,
  1292. ilink1, ilink2, data1);
  1293. }
  1294. }
  1295. #define EVENT_START_OFFSET (6 * sizeof(u32))
  1296. /**
  1297. * iwl3945_print_event_log - Dump error event log to syslog
  1298. *
  1299. */
  1300. static void iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1301. u32 num_events, u32 mode)
  1302. {
  1303. u32 i;
  1304. u32 base; /* SRAM byte address of event log header */
  1305. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1306. u32 ptr; /* SRAM byte address of log data */
  1307. u32 ev, time, data; /* event log data */
  1308. if (num_events == 0)
  1309. return;
  1310. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1311. if (mode == 0)
  1312. event_size = 2 * sizeof(u32);
  1313. else
  1314. event_size = 3 * sizeof(u32);
  1315. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1316. /* "time" is actually "data" for mode 0 (no timestamp).
  1317. * place event id # at far right for easier visual parsing. */
  1318. for (i = 0; i < num_events; i++) {
  1319. ev = iwl_read_targ_mem(priv, ptr);
  1320. ptr += sizeof(u32);
  1321. time = iwl_read_targ_mem(priv, ptr);
  1322. ptr += sizeof(u32);
  1323. if (mode == 0) {
  1324. /* data, ev */
  1325. IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
  1326. } else {
  1327. data = iwl_read_targ_mem(priv, ptr);
  1328. ptr += sizeof(u32);
  1329. IWL_ERR(priv, "%010u\t0x%08x\t%04u\n", time, data, ev);
  1330. }
  1331. }
  1332. }
  1333. static void iwl3945_dump_nic_event_log(struct iwl_priv *priv)
  1334. {
  1335. u32 base; /* SRAM byte address of event log header */
  1336. u32 capacity; /* event log capacity in # entries */
  1337. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1338. u32 num_wraps; /* # times uCode wrapped to top of log */
  1339. u32 next_entry; /* index of next entry to be written by uCode */
  1340. u32 size; /* # entries that we'll print */
  1341. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1342. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1343. IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
  1344. return;
  1345. }
  1346. /* event log header */
  1347. capacity = iwl_read_targ_mem(priv, base);
  1348. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1349. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1350. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1351. size = num_wraps ? capacity : next_entry;
  1352. /* bail out if nothing in log */
  1353. if (size == 0) {
  1354. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1355. return;
  1356. }
  1357. IWL_ERR(priv, "Start IWL Event Log Dump: display count %d, wraps %d\n",
  1358. size, num_wraps);
  1359. /* if uCode has wrapped back to top of log, start at the oldest entry,
  1360. * i.e the next one that uCode would fill. */
  1361. if (num_wraps)
  1362. iwl3945_print_event_log(priv, next_entry,
  1363. capacity - next_entry, mode);
  1364. /* (then/else) start at top of log */
  1365. iwl3945_print_event_log(priv, 0, next_entry, mode);
  1366. }
  1367. static void iwl3945_irq_tasklet(struct iwl_priv *priv)
  1368. {
  1369. u32 inta, handled = 0;
  1370. u32 inta_fh;
  1371. unsigned long flags;
  1372. #ifdef CONFIG_IWLWIFI_DEBUG
  1373. u32 inta_mask;
  1374. #endif
  1375. spin_lock_irqsave(&priv->lock, flags);
  1376. /* Ack/clear/reset pending uCode interrupts.
  1377. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1378. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1379. inta = iwl_read32(priv, CSR_INT);
  1380. iwl_write32(priv, CSR_INT, inta);
  1381. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1382. * Any new interrupts that happen after this, either while we're
  1383. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1384. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1385. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1386. #ifdef CONFIG_IWLWIFI_DEBUG
  1387. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1388. /* just for debug */
  1389. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1390. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1391. inta, inta_mask, inta_fh);
  1392. }
  1393. #endif
  1394. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1395. * atomic, make sure that inta covers all the interrupts that
  1396. * we've discovered, even if FH interrupt came in just after
  1397. * reading CSR_INT. */
  1398. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1399. inta |= CSR_INT_BIT_FH_RX;
  1400. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1401. inta |= CSR_INT_BIT_FH_TX;
  1402. /* Now service all interrupt bits discovered above. */
  1403. if (inta & CSR_INT_BIT_HW_ERR) {
  1404. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1405. /* Tell the device to stop sending interrupts */
  1406. iwl_disable_interrupts(priv);
  1407. priv->isr_stats.hw++;
  1408. iwl_irq_handle_error(priv);
  1409. handled |= CSR_INT_BIT_HW_ERR;
  1410. spin_unlock_irqrestore(&priv->lock, flags);
  1411. return;
  1412. }
  1413. #ifdef CONFIG_IWLWIFI_DEBUG
  1414. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1415. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1416. if (inta & CSR_INT_BIT_SCD) {
  1417. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1418. "the frame/frames.\n");
  1419. priv->isr_stats.sch++;
  1420. }
  1421. /* Alive notification via Rx interrupt will do the real work */
  1422. if (inta & CSR_INT_BIT_ALIVE) {
  1423. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1424. priv->isr_stats.alive++;
  1425. }
  1426. }
  1427. #endif
  1428. /* Safely ignore these bits for debug checks below */
  1429. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1430. /* Error detected by uCode */
  1431. if (inta & CSR_INT_BIT_SW_ERR) {
  1432. IWL_ERR(priv, "Microcode SW error detected. "
  1433. "Restarting 0x%X.\n", inta);
  1434. priv->isr_stats.sw++;
  1435. priv->isr_stats.sw_err = inta;
  1436. iwl_irq_handle_error(priv);
  1437. handled |= CSR_INT_BIT_SW_ERR;
  1438. }
  1439. /* uCode wakes up after power-down sleep */
  1440. if (inta & CSR_INT_BIT_WAKEUP) {
  1441. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1442. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1443. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1444. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1445. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1446. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1447. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1448. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1449. priv->isr_stats.wakeup++;
  1450. handled |= CSR_INT_BIT_WAKEUP;
  1451. }
  1452. /* All uCode command responses, including Tx command responses,
  1453. * Rx "responses" (frame-received notification), and other
  1454. * notifications from uCode come through here*/
  1455. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1456. iwl3945_rx_handle(priv);
  1457. priv->isr_stats.rx++;
  1458. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1459. }
  1460. if (inta & CSR_INT_BIT_FH_TX) {
  1461. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1462. priv->isr_stats.tx++;
  1463. iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
  1464. iwl_write_direct32(priv, FH39_TCSR_CREDIT
  1465. (FH39_SRVC_CHNL), 0x0);
  1466. handled |= CSR_INT_BIT_FH_TX;
  1467. }
  1468. if (inta & ~handled) {
  1469. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1470. priv->isr_stats.unhandled++;
  1471. }
  1472. if (inta & ~priv->inta_mask) {
  1473. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1474. inta & ~priv->inta_mask);
  1475. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1476. }
  1477. /* Re-enable all interrupts */
  1478. /* only Re-enable if disabled by irq */
  1479. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1480. iwl_enable_interrupts(priv);
  1481. #ifdef CONFIG_IWLWIFI_DEBUG
  1482. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1483. inta = iwl_read32(priv, CSR_INT);
  1484. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1485. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1486. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1487. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1488. }
  1489. #endif
  1490. spin_unlock_irqrestore(&priv->lock, flags);
  1491. }
  1492. static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
  1493. enum ieee80211_band band,
  1494. u8 is_active, u8 n_probes,
  1495. struct iwl3945_scan_channel *scan_ch)
  1496. {
  1497. struct ieee80211_channel *chan;
  1498. const struct ieee80211_supported_band *sband;
  1499. const struct iwl_channel_info *ch_info;
  1500. u16 passive_dwell = 0;
  1501. u16 active_dwell = 0;
  1502. int added, i;
  1503. sband = iwl_get_hw_mode(priv, band);
  1504. if (!sband)
  1505. return 0;
  1506. active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
  1507. passive_dwell = iwl_get_passive_dwell_time(priv, band);
  1508. if (passive_dwell <= active_dwell)
  1509. passive_dwell = active_dwell + 1;
  1510. for (i = 0, added = 0; i < priv->scan_request->n_channels; i++) {
  1511. chan = priv->scan_request->channels[i];
  1512. if (chan->band != band)
  1513. continue;
  1514. scan_ch->channel = chan->hw_value;
  1515. ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
  1516. if (!is_channel_valid(ch_info)) {
  1517. IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
  1518. scan_ch->channel);
  1519. continue;
  1520. }
  1521. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1522. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1523. /* If passive , set up for auto-switch
  1524. * and use long active_dwell time.
  1525. */
  1526. if (!is_active || is_channel_passive(ch_info) ||
  1527. (chan->flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
  1528. scan_ch->type = 0; /* passive */
  1529. if (IWL_UCODE_API(priv->ucode_ver) == 1)
  1530. scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
  1531. } else {
  1532. scan_ch->type = 1; /* active */
  1533. }
  1534. /* Set direct probe bits. These may be used both for active
  1535. * scan channels (probes gets sent right away),
  1536. * or for passive channels (probes get se sent only after
  1537. * hearing clear Rx packet).*/
  1538. if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
  1539. if (n_probes)
  1540. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1541. } else {
  1542. /* uCode v1 does not allow setting direct probe bits on
  1543. * passive channel. */
  1544. if ((scan_ch->type & 1) && n_probes)
  1545. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1546. }
  1547. /* Set txpower levels to defaults */
  1548. scan_ch->tpc.dsp_atten = 110;
  1549. /* scan_pwr_info->tpc.dsp_atten; */
  1550. /*scan_pwr_info->tpc.tx_gain; */
  1551. if (band == IEEE80211_BAND_5GHZ)
  1552. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1553. else {
  1554. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1555. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1556. * power level:
  1557. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1558. */
  1559. }
  1560. IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
  1561. scan_ch->channel,
  1562. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1563. (scan_ch->type & 1) ?
  1564. active_dwell : passive_dwell);
  1565. scan_ch++;
  1566. added++;
  1567. }
  1568. IWL_DEBUG_SCAN(priv, "total channels to scan %d \n", added);
  1569. return added;
  1570. }
  1571. static void iwl3945_init_hw_rates(struct iwl_priv *priv,
  1572. struct ieee80211_rate *rates)
  1573. {
  1574. int i;
  1575. for (i = 0; i < IWL_RATE_COUNT; i++) {
  1576. rates[i].bitrate = iwl3945_rates[i].ieee * 5;
  1577. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  1578. rates[i].hw_value_short = i;
  1579. rates[i].flags = 0;
  1580. if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  1581. /*
  1582. * If CCK != 1M then set short preamble rate flag.
  1583. */
  1584. rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
  1585. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  1586. }
  1587. }
  1588. }
  1589. /******************************************************************************
  1590. *
  1591. * uCode download functions
  1592. *
  1593. ******************************************************************************/
  1594. static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
  1595. {
  1596. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1597. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1598. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1599. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1600. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1601. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1602. }
  1603. /**
  1604. * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
  1605. * looking at all data.
  1606. */
  1607. static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
  1608. {
  1609. u32 val;
  1610. u32 save_len = len;
  1611. int rc = 0;
  1612. u32 errcnt;
  1613. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1614. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1615. IWL39_RTC_INST_LOWER_BOUND);
  1616. errcnt = 0;
  1617. for (; len > 0; len -= sizeof(u32), image++) {
  1618. /* read data comes through single port, auto-incr addr */
  1619. /* NOTE: Use the debugless read so we don't flood kernel log
  1620. * if IWL_DL_IO is set */
  1621. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1622. if (val != le32_to_cpu(*image)) {
  1623. IWL_ERR(priv, "uCode INST section is invalid at "
  1624. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1625. save_len - len, val, le32_to_cpu(*image));
  1626. rc = -EIO;
  1627. errcnt++;
  1628. if (errcnt >= 20)
  1629. break;
  1630. }
  1631. }
  1632. if (!errcnt)
  1633. IWL_DEBUG_INFO(priv,
  1634. "ucode image in INSTRUCTION memory is good\n");
  1635. return rc;
  1636. }
  1637. /**
  1638. * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1639. * using sample data 100 bytes apart. If these sample points are good,
  1640. * it's a pretty good bet that everything between them is good, too.
  1641. */
  1642. static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1643. {
  1644. u32 val;
  1645. int rc = 0;
  1646. u32 errcnt = 0;
  1647. u32 i;
  1648. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1649. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1650. /* read data comes through single port, auto-incr addr */
  1651. /* NOTE: Use the debugless read so we don't flood kernel log
  1652. * if IWL_DL_IO is set */
  1653. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1654. i + IWL39_RTC_INST_LOWER_BOUND);
  1655. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1656. if (val != le32_to_cpu(*image)) {
  1657. #if 0 /* Enable this if you want to see details */
  1658. IWL_ERR(priv, "uCode INST section is invalid at "
  1659. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1660. i, val, *image);
  1661. #endif
  1662. rc = -EIO;
  1663. errcnt++;
  1664. if (errcnt >= 3)
  1665. break;
  1666. }
  1667. }
  1668. return rc;
  1669. }
  1670. /**
  1671. * iwl3945_verify_ucode - determine which instruction image is in SRAM,
  1672. * and verify its contents
  1673. */
  1674. static int iwl3945_verify_ucode(struct iwl_priv *priv)
  1675. {
  1676. __le32 *image;
  1677. u32 len;
  1678. int rc = 0;
  1679. /* Try bootstrap */
  1680. image = (__le32 *)priv->ucode_boot.v_addr;
  1681. len = priv->ucode_boot.len;
  1682. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1683. if (rc == 0) {
  1684. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1685. return 0;
  1686. }
  1687. /* Try initialize */
  1688. image = (__le32 *)priv->ucode_init.v_addr;
  1689. len = priv->ucode_init.len;
  1690. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1691. if (rc == 0) {
  1692. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1693. return 0;
  1694. }
  1695. /* Try runtime/protocol */
  1696. image = (__le32 *)priv->ucode_code.v_addr;
  1697. len = priv->ucode_code.len;
  1698. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1699. if (rc == 0) {
  1700. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1701. return 0;
  1702. }
  1703. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1704. /* Since nothing seems to match, show first several data entries in
  1705. * instruction SRAM, so maybe visual inspection will give a clue.
  1706. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1707. image = (__le32 *)priv->ucode_boot.v_addr;
  1708. len = priv->ucode_boot.len;
  1709. rc = iwl3945_verify_inst_full(priv, image, len);
  1710. return rc;
  1711. }
  1712. static void iwl3945_nic_start(struct iwl_priv *priv)
  1713. {
  1714. /* Remove all resets to allow NIC to operate */
  1715. iwl_write32(priv, CSR_RESET, 0);
  1716. }
  1717. /**
  1718. * iwl3945_read_ucode - Read uCode images from disk file.
  1719. *
  1720. * Copy into buffers for card to fetch via bus-mastering
  1721. */
  1722. static int iwl3945_read_ucode(struct iwl_priv *priv)
  1723. {
  1724. const struct iwl_ucode_header *ucode;
  1725. int ret = -EINVAL, index;
  1726. const struct firmware *ucode_raw;
  1727. /* firmware file name contains uCode/driver compatibility version */
  1728. const char *name_pre = priv->cfg->fw_name_pre;
  1729. const unsigned int api_max = priv->cfg->ucode_api_max;
  1730. const unsigned int api_min = priv->cfg->ucode_api_min;
  1731. char buf[25];
  1732. u8 *src;
  1733. size_t len;
  1734. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1735. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1736. * request_firmware() is synchronous, file is in memory on return. */
  1737. for (index = api_max; index >= api_min; index--) {
  1738. sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
  1739. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1740. if (ret < 0) {
  1741. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1742. buf, ret);
  1743. if (ret == -ENOENT)
  1744. continue;
  1745. else
  1746. goto error;
  1747. } else {
  1748. if (index < api_max)
  1749. IWL_ERR(priv, "Loaded firmware %s, "
  1750. "which is deprecated. "
  1751. " Please use API v%u instead.\n",
  1752. buf, api_max);
  1753. IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
  1754. "(%zd bytes) from disk\n",
  1755. buf, ucode_raw->size);
  1756. break;
  1757. }
  1758. }
  1759. if (ret < 0)
  1760. goto error;
  1761. /* Make sure that we got at least our header! */
  1762. if (ucode_raw->size < priv->cfg->ops->ucode->get_header_size(1)) {
  1763. IWL_ERR(priv, "File size way too small!\n");
  1764. ret = -EINVAL;
  1765. goto err_release;
  1766. }
  1767. /* Data from ucode file: header followed by uCode images */
  1768. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1769. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1770. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1771. inst_size = priv->cfg->ops->ucode->get_inst_size(ucode, api_ver);
  1772. data_size = priv->cfg->ops->ucode->get_data_size(ucode, api_ver);
  1773. init_size = priv->cfg->ops->ucode->get_init_size(ucode, api_ver);
  1774. init_data_size =
  1775. priv->cfg->ops->ucode->get_init_data_size(ucode, api_ver);
  1776. boot_size = priv->cfg->ops->ucode->get_boot_size(ucode, api_ver);
  1777. src = priv->cfg->ops->ucode->get_data(ucode, api_ver);
  1778. /* api_ver should match the api version forming part of the
  1779. * firmware filename ... but we don't check for that and only rely
  1780. * on the API version read from firmware header from here on forward */
  1781. if (api_ver < api_min || api_ver > api_max) {
  1782. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1783. "Driver supports v%u, firmware is v%u.\n",
  1784. api_max, api_ver);
  1785. priv->ucode_ver = 0;
  1786. ret = -EINVAL;
  1787. goto err_release;
  1788. }
  1789. if (api_ver != api_max)
  1790. IWL_ERR(priv, "Firmware has old API version. Expected %u, "
  1791. "got %u. New firmware can be obtained "
  1792. "from http://www.intellinuxwireless.org.\n",
  1793. api_max, api_ver);
  1794. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1795. IWL_UCODE_MAJOR(priv->ucode_ver),
  1796. IWL_UCODE_MINOR(priv->ucode_ver),
  1797. IWL_UCODE_API(priv->ucode_ver),
  1798. IWL_UCODE_SERIAL(priv->ucode_ver));
  1799. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1800. priv->ucode_ver);
  1801. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1802. inst_size);
  1803. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1804. data_size);
  1805. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1806. init_size);
  1807. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1808. init_data_size);
  1809. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1810. boot_size);
  1811. /* Verify size of file vs. image size info in file's header */
  1812. if (ucode_raw->size != priv->cfg->ops->ucode->get_header_size(api_ver) +
  1813. inst_size + data_size + init_size +
  1814. init_data_size + boot_size) {
  1815. IWL_DEBUG_INFO(priv,
  1816. "uCode file size %zd does not match expected size\n",
  1817. ucode_raw->size);
  1818. ret = -EINVAL;
  1819. goto err_release;
  1820. }
  1821. /* Verify that uCode images will fit in card's SRAM */
  1822. if (inst_size > IWL39_MAX_INST_SIZE) {
  1823. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1824. inst_size);
  1825. ret = -EINVAL;
  1826. goto err_release;
  1827. }
  1828. if (data_size > IWL39_MAX_DATA_SIZE) {
  1829. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1830. data_size);
  1831. ret = -EINVAL;
  1832. goto err_release;
  1833. }
  1834. if (init_size > IWL39_MAX_INST_SIZE) {
  1835. IWL_DEBUG_INFO(priv,
  1836. "uCode init instr len %d too large to fit in\n",
  1837. init_size);
  1838. ret = -EINVAL;
  1839. goto err_release;
  1840. }
  1841. if (init_data_size > IWL39_MAX_DATA_SIZE) {
  1842. IWL_DEBUG_INFO(priv,
  1843. "uCode init data len %d too large to fit in\n",
  1844. init_data_size);
  1845. ret = -EINVAL;
  1846. goto err_release;
  1847. }
  1848. if (boot_size > IWL39_MAX_BSM_SIZE) {
  1849. IWL_DEBUG_INFO(priv,
  1850. "uCode boot instr len %d too large to fit in\n",
  1851. boot_size);
  1852. ret = -EINVAL;
  1853. goto err_release;
  1854. }
  1855. /* Allocate ucode buffers for card's bus-master loading ... */
  1856. /* Runtime instructions and 2 copies of data:
  1857. * 1) unmodified from disk
  1858. * 2) backup cache for save/restore during power-downs */
  1859. priv->ucode_code.len = inst_size;
  1860. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1861. priv->ucode_data.len = data_size;
  1862. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1863. priv->ucode_data_backup.len = data_size;
  1864. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1865. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1866. !priv->ucode_data_backup.v_addr)
  1867. goto err_pci_alloc;
  1868. /* Initialization instructions and data */
  1869. if (init_size && init_data_size) {
  1870. priv->ucode_init.len = init_size;
  1871. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1872. priv->ucode_init_data.len = init_data_size;
  1873. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1874. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1875. goto err_pci_alloc;
  1876. }
  1877. /* Bootstrap (instructions only, no data) */
  1878. if (boot_size) {
  1879. priv->ucode_boot.len = boot_size;
  1880. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1881. if (!priv->ucode_boot.v_addr)
  1882. goto err_pci_alloc;
  1883. }
  1884. /* Copy images into buffers for card's bus-master reads ... */
  1885. /* Runtime instructions (first block of data in file) */
  1886. len = inst_size;
  1887. IWL_DEBUG_INFO(priv,
  1888. "Copying (but not loading) uCode instr len %zd\n", len);
  1889. memcpy(priv->ucode_code.v_addr, src, len);
  1890. src += len;
  1891. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1892. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1893. /* Runtime data (2nd block)
  1894. * NOTE: Copy into backup buffer will be done in iwl3945_up() */
  1895. len = data_size;
  1896. IWL_DEBUG_INFO(priv,
  1897. "Copying (but not loading) uCode data len %zd\n", len);
  1898. memcpy(priv->ucode_data.v_addr, src, len);
  1899. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1900. src += len;
  1901. /* Initialization instructions (3rd block) */
  1902. if (init_size) {
  1903. len = init_size;
  1904. IWL_DEBUG_INFO(priv,
  1905. "Copying (but not loading) init instr len %zd\n", len);
  1906. memcpy(priv->ucode_init.v_addr, src, len);
  1907. src += len;
  1908. }
  1909. /* Initialization data (4th block) */
  1910. if (init_data_size) {
  1911. len = init_data_size;
  1912. IWL_DEBUG_INFO(priv,
  1913. "Copying (but not loading) init data len %zd\n", len);
  1914. memcpy(priv->ucode_init_data.v_addr, src, len);
  1915. src += len;
  1916. }
  1917. /* Bootstrap instructions (5th block) */
  1918. len = boot_size;
  1919. IWL_DEBUG_INFO(priv,
  1920. "Copying (but not loading) boot instr len %zd\n", len);
  1921. memcpy(priv->ucode_boot.v_addr, src, len);
  1922. /* We have our copies now, allow OS release its copies */
  1923. release_firmware(ucode_raw);
  1924. return 0;
  1925. err_pci_alloc:
  1926. IWL_ERR(priv, "failed to allocate pci memory\n");
  1927. ret = -ENOMEM;
  1928. iwl3945_dealloc_ucode_pci(priv);
  1929. err_release:
  1930. release_firmware(ucode_raw);
  1931. error:
  1932. return ret;
  1933. }
  1934. /**
  1935. * iwl3945_set_ucode_ptrs - Set uCode address location
  1936. *
  1937. * Tell initialization uCode where to find runtime uCode.
  1938. *
  1939. * BSM registers initially contain pointers to initialization uCode.
  1940. * We need to replace them to load runtime uCode inst and data,
  1941. * and to save runtime data when powering down.
  1942. */
  1943. static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
  1944. {
  1945. dma_addr_t pinst;
  1946. dma_addr_t pdata;
  1947. /* bits 31:0 for 3945 */
  1948. pinst = priv->ucode_code.p_addr;
  1949. pdata = priv->ucode_data_backup.p_addr;
  1950. /* Tell bootstrap uCode where to find image to load */
  1951. iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  1952. iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  1953. iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  1954. priv->ucode_data.len);
  1955. /* Inst byte count must be last to set up, bit 31 signals uCode
  1956. * that all new ptr/size info is in place */
  1957. iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  1958. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  1959. IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
  1960. return 0;
  1961. }
  1962. /**
  1963. * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
  1964. *
  1965. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  1966. *
  1967. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  1968. */
  1969. static void iwl3945_init_alive_start(struct iwl_priv *priv)
  1970. {
  1971. /* Check alive response for "valid" sign from uCode */
  1972. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  1973. /* We had an error bringing up the hardware, so take it
  1974. * all the way back down so we can try again */
  1975. IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
  1976. goto restart;
  1977. }
  1978. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  1979. * This is a paranoid check, because we would not have gotten the
  1980. * "initialize" alive if code weren't properly loaded. */
  1981. if (iwl3945_verify_ucode(priv)) {
  1982. /* Runtime instruction load was bad;
  1983. * take it all the way back down so we can try again */
  1984. IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
  1985. goto restart;
  1986. }
  1987. /* Send pointers to protocol/runtime uCode image ... init code will
  1988. * load and launch runtime uCode, which will send us another "Alive"
  1989. * notification. */
  1990. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  1991. if (iwl3945_set_ucode_ptrs(priv)) {
  1992. /* Runtime instruction load won't happen;
  1993. * take it all the way back down so we can try again */
  1994. IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
  1995. goto restart;
  1996. }
  1997. return;
  1998. restart:
  1999. queue_work(priv->workqueue, &priv->restart);
  2000. }
  2001. /**
  2002. * iwl3945_alive_start - called after REPLY_ALIVE notification received
  2003. * from protocol/runtime uCode (initialization uCode's
  2004. * Alive gets handled by iwl3945_init_alive_start()).
  2005. */
  2006. static void iwl3945_alive_start(struct iwl_priv *priv)
  2007. {
  2008. int thermal_spin = 0;
  2009. u32 rfkill;
  2010. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  2011. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  2012. /* We had an error bringing up the hardware, so take it
  2013. * all the way back down so we can try again */
  2014. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  2015. goto restart;
  2016. }
  2017. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  2018. * This is a paranoid check, because we would not have gotten the
  2019. * "runtime" alive if code weren't properly loaded. */
  2020. if (iwl3945_verify_ucode(priv)) {
  2021. /* Runtime instruction load was bad;
  2022. * take it all the way back down so we can try again */
  2023. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  2024. goto restart;
  2025. }
  2026. iwl_clear_stations_table(priv);
  2027. rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
  2028. IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
  2029. if (rfkill & 0x1) {
  2030. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2031. /* if RFKILL is not on, then wait for thermal
  2032. * sensor in adapter to kick in */
  2033. while (iwl3945_hw_get_temperature(priv) == 0) {
  2034. thermal_spin++;
  2035. udelay(10);
  2036. }
  2037. if (thermal_spin)
  2038. IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
  2039. thermal_spin * 10);
  2040. } else
  2041. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2042. /* After the ALIVE response, we can send commands to 3945 uCode */
  2043. set_bit(STATUS_ALIVE, &priv->status);
  2044. if (iwl_is_rfkill(priv))
  2045. return;
  2046. ieee80211_wake_queues(priv->hw);
  2047. priv->active_rate = priv->rates_mask;
  2048. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  2049. iwl_power_update_mode(priv, false);
  2050. if (iwl_is_associated(priv)) {
  2051. struct iwl3945_rxon_cmd *active_rxon =
  2052. (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
  2053. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2054. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2055. } else {
  2056. /* Initialize our rx_config data */
  2057. iwl_connection_init_rx_config(priv, priv->iw_mode);
  2058. }
  2059. /* Configure Bluetooth device coexistence support */
  2060. iwl_send_bt_config(priv);
  2061. /* Configure the adapter for unassociated operation */
  2062. iwlcore_commit_rxon(priv);
  2063. iwl3945_reg_txpower_periodic(priv);
  2064. iwl3945_led_register(priv);
  2065. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2066. set_bit(STATUS_READY, &priv->status);
  2067. wake_up_interruptible(&priv->wait_command_queue);
  2068. /* reassociate for ADHOC mode */
  2069. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  2070. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  2071. priv->vif);
  2072. if (beacon)
  2073. iwl_mac_beacon_update(priv->hw, beacon);
  2074. }
  2075. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  2076. iwl_set_mode(priv, priv->iw_mode);
  2077. return;
  2078. restart:
  2079. queue_work(priv->workqueue, &priv->restart);
  2080. }
  2081. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
  2082. static void __iwl3945_down(struct iwl_priv *priv)
  2083. {
  2084. unsigned long flags;
  2085. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  2086. struct ieee80211_conf *conf = NULL;
  2087. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2088. conf = ieee80211_get_hw_conf(priv->hw);
  2089. if (!exit_pending)
  2090. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2091. iwl3945_led_unregister(priv);
  2092. iwl_clear_stations_table(priv);
  2093. /* Unblock any waiting calls */
  2094. wake_up_interruptible_all(&priv->wait_command_queue);
  2095. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2096. * exiting the module */
  2097. if (!exit_pending)
  2098. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2099. /* stop and reset the on-board processor */
  2100. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2101. /* tell the device to stop sending interrupts */
  2102. spin_lock_irqsave(&priv->lock, flags);
  2103. iwl_disable_interrupts(priv);
  2104. spin_unlock_irqrestore(&priv->lock, flags);
  2105. iwl_synchronize_irq(priv);
  2106. if (priv->mac80211_registered)
  2107. ieee80211_stop_queues(priv->hw);
  2108. /* If we have not previously called iwl3945_init() then
  2109. * clear all bits but the RF Kill bits and return */
  2110. if (!iwl_is_init(priv)) {
  2111. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2112. STATUS_RF_KILL_HW |
  2113. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2114. STATUS_GEO_CONFIGURED |
  2115. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2116. STATUS_EXIT_PENDING;
  2117. goto exit;
  2118. }
  2119. /* ...otherwise clear out all the status bits but the RF Kill
  2120. * bit and continue taking the NIC down. */
  2121. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2122. STATUS_RF_KILL_HW |
  2123. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2124. STATUS_GEO_CONFIGURED |
  2125. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2126. STATUS_FW_ERROR |
  2127. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2128. STATUS_EXIT_PENDING;
  2129. priv->cfg->ops->lib->apm_ops.reset(priv);
  2130. spin_lock_irqsave(&priv->lock, flags);
  2131. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  2132. spin_unlock_irqrestore(&priv->lock, flags);
  2133. iwl3945_hw_txq_ctx_stop(priv);
  2134. iwl3945_hw_rxq_stop(priv);
  2135. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  2136. APMG_CLK_VAL_DMA_CLK_RQT);
  2137. udelay(5);
  2138. if (exit_pending)
  2139. priv->cfg->ops->lib->apm_ops.stop(priv);
  2140. else
  2141. priv->cfg->ops->lib->apm_ops.reset(priv);
  2142. exit:
  2143. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2144. if (priv->ibss_beacon)
  2145. dev_kfree_skb(priv->ibss_beacon);
  2146. priv->ibss_beacon = NULL;
  2147. /* clear out any free frames */
  2148. iwl3945_clear_free_frames(priv);
  2149. }
  2150. static void iwl3945_down(struct iwl_priv *priv)
  2151. {
  2152. mutex_lock(&priv->mutex);
  2153. __iwl3945_down(priv);
  2154. mutex_unlock(&priv->mutex);
  2155. iwl3945_cancel_deferred_work(priv);
  2156. }
  2157. #define MAX_HW_RESTARTS 5
  2158. static int __iwl3945_up(struct iwl_priv *priv)
  2159. {
  2160. int rc, i;
  2161. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2162. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2163. return -EIO;
  2164. }
  2165. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2166. IWL_ERR(priv, "ucode not available for device bring up\n");
  2167. return -EIO;
  2168. }
  2169. /* If platform's RF_KILL switch is NOT set to KILL */
  2170. if (iwl_read32(priv, CSR_GP_CNTRL) &
  2171. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2172. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2173. else {
  2174. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2175. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2176. return -ENODEV;
  2177. }
  2178. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2179. rc = iwl3945_hw_nic_init(priv);
  2180. if (rc) {
  2181. IWL_ERR(priv, "Unable to int nic\n");
  2182. return rc;
  2183. }
  2184. /* make sure rfkill handshake bits are cleared */
  2185. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2186. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2187. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2188. /* clear (again), then enable host interrupts */
  2189. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2190. iwl_enable_interrupts(priv);
  2191. /* really make sure rfkill handshake bits are cleared */
  2192. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2193. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2194. /* Copy original ucode data image from disk into backup cache.
  2195. * This will be used to initialize the on-board processor's
  2196. * data SRAM for a clean start when the runtime program first loads. */
  2197. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2198. priv->ucode_data.len);
  2199. /* We return success when we resume from suspend and rf_kill is on. */
  2200. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  2201. return 0;
  2202. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2203. iwl_clear_stations_table(priv);
  2204. /* load bootstrap state machine,
  2205. * load bootstrap program into processor's memory,
  2206. * prepare to load the "initialize" uCode */
  2207. priv->cfg->ops->lib->load_ucode(priv);
  2208. if (rc) {
  2209. IWL_ERR(priv,
  2210. "Unable to set up bootstrap uCode: %d\n", rc);
  2211. continue;
  2212. }
  2213. /* start card; "initialize" will load runtime ucode */
  2214. iwl3945_nic_start(priv);
  2215. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2216. return 0;
  2217. }
  2218. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2219. __iwl3945_down(priv);
  2220. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2221. /* tried to restart and config the device for as long as our
  2222. * patience could withstand */
  2223. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2224. return -EIO;
  2225. }
  2226. /*****************************************************************************
  2227. *
  2228. * Workqueue callbacks
  2229. *
  2230. *****************************************************************************/
  2231. static void iwl3945_bg_init_alive_start(struct work_struct *data)
  2232. {
  2233. struct iwl_priv *priv =
  2234. container_of(data, struct iwl_priv, init_alive_start.work);
  2235. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2236. return;
  2237. mutex_lock(&priv->mutex);
  2238. iwl3945_init_alive_start(priv);
  2239. mutex_unlock(&priv->mutex);
  2240. }
  2241. static void iwl3945_bg_alive_start(struct work_struct *data)
  2242. {
  2243. struct iwl_priv *priv =
  2244. container_of(data, struct iwl_priv, alive_start.work);
  2245. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2246. return;
  2247. mutex_lock(&priv->mutex);
  2248. iwl3945_alive_start(priv);
  2249. mutex_unlock(&priv->mutex);
  2250. }
  2251. static void iwl3945_rfkill_poll(struct work_struct *data)
  2252. {
  2253. struct iwl_priv *priv =
  2254. container_of(data, struct iwl_priv, rfkill_poll.work);
  2255. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2256. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2257. else
  2258. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2259. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  2260. test_bit(STATUS_RF_KILL_HW, &priv->status));
  2261. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2262. round_jiffies_relative(2 * HZ));
  2263. }
  2264. #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
  2265. static void iwl3945_bg_request_scan(struct work_struct *data)
  2266. {
  2267. struct iwl_priv *priv =
  2268. container_of(data, struct iwl_priv, request_scan);
  2269. struct iwl_host_cmd cmd = {
  2270. .id = REPLY_SCAN_CMD,
  2271. .len = sizeof(struct iwl3945_scan_cmd),
  2272. .flags = CMD_SIZE_HUGE,
  2273. };
  2274. int rc = 0;
  2275. struct iwl3945_scan_cmd *scan;
  2276. struct ieee80211_conf *conf = NULL;
  2277. u8 n_probes = 0;
  2278. enum ieee80211_band band;
  2279. bool is_active = false;
  2280. conf = ieee80211_get_hw_conf(priv->hw);
  2281. mutex_lock(&priv->mutex);
  2282. cancel_delayed_work(&priv->scan_check);
  2283. if (!iwl_is_ready(priv)) {
  2284. IWL_WARN(priv, "request scan called when driver not ready.\n");
  2285. goto done;
  2286. }
  2287. /* Make sure the scan wasn't canceled before this queued work
  2288. * was given the chance to run... */
  2289. if (!test_bit(STATUS_SCANNING, &priv->status))
  2290. goto done;
  2291. /* This should never be called or scheduled if there is currently
  2292. * a scan active in the hardware. */
  2293. if (test_bit(STATUS_SCAN_HW, &priv->status)) {
  2294. IWL_DEBUG_INFO(priv, "Multiple concurrent scan requests "
  2295. "Ignoring second request.\n");
  2296. rc = -EIO;
  2297. goto done;
  2298. }
  2299. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2300. IWL_DEBUG_SCAN(priv, "Aborting scan due to device shutdown\n");
  2301. goto done;
  2302. }
  2303. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  2304. IWL_DEBUG_HC(priv,
  2305. "Scan request while abort pending. Queuing.\n");
  2306. goto done;
  2307. }
  2308. if (iwl_is_rfkill(priv)) {
  2309. IWL_DEBUG_HC(priv, "Aborting scan due to RF Kill activation\n");
  2310. goto done;
  2311. }
  2312. if (!test_bit(STATUS_READY, &priv->status)) {
  2313. IWL_DEBUG_HC(priv,
  2314. "Scan request while uninitialized. Queuing.\n");
  2315. goto done;
  2316. }
  2317. if (!priv->scan_bands) {
  2318. IWL_DEBUG_HC(priv, "Aborting scan due to no requested bands\n");
  2319. goto done;
  2320. }
  2321. if (!priv->scan) {
  2322. priv->scan = kmalloc(sizeof(struct iwl3945_scan_cmd) +
  2323. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  2324. if (!priv->scan) {
  2325. rc = -ENOMEM;
  2326. goto done;
  2327. }
  2328. }
  2329. scan = priv->scan;
  2330. memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
  2331. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  2332. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  2333. if (iwl_is_associated(priv)) {
  2334. u16 interval = 0;
  2335. u32 extra;
  2336. u32 suspend_time = 100;
  2337. u32 scan_suspend_time = 100;
  2338. unsigned long flags;
  2339. IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
  2340. spin_lock_irqsave(&priv->lock, flags);
  2341. interval = priv->beacon_int;
  2342. spin_unlock_irqrestore(&priv->lock, flags);
  2343. scan->suspend_time = 0;
  2344. scan->max_out_time = cpu_to_le32(200 * 1024);
  2345. if (!interval)
  2346. interval = suspend_time;
  2347. /*
  2348. * suspend time format:
  2349. * 0-19: beacon interval in usec (time before exec.)
  2350. * 20-23: 0
  2351. * 24-31: number of beacons (suspend between channels)
  2352. */
  2353. extra = (suspend_time / interval) << 24;
  2354. scan_suspend_time = 0xFF0FFFFF &
  2355. (extra | ((suspend_time % interval) * 1024));
  2356. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2357. IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
  2358. scan_suspend_time, interval);
  2359. }
  2360. if (priv->scan_request->n_ssids) {
  2361. int i, p = 0;
  2362. IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
  2363. for (i = 0; i < priv->scan_request->n_ssids; i++) {
  2364. /* always does wildcard anyway */
  2365. if (!priv->scan_request->ssids[i].ssid_len)
  2366. continue;
  2367. scan->direct_scan[p].id = WLAN_EID_SSID;
  2368. scan->direct_scan[p].len =
  2369. priv->scan_request->ssids[i].ssid_len;
  2370. memcpy(scan->direct_scan[p].ssid,
  2371. priv->scan_request->ssids[i].ssid,
  2372. priv->scan_request->ssids[i].ssid_len);
  2373. n_probes++;
  2374. p++;
  2375. }
  2376. is_active = true;
  2377. } else
  2378. IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
  2379. /* We don't build a direct scan probe request; the uCode will do
  2380. * that based on the direct_mask added to each channel entry */
  2381. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2382. scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
  2383. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2384. /* flags + rate selection */
  2385. if (priv->scan_bands & BIT(IEEE80211_BAND_2GHZ)) {
  2386. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2387. scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
  2388. scan->good_CRC_th = 0;
  2389. band = IEEE80211_BAND_2GHZ;
  2390. } else if (priv->scan_bands & BIT(IEEE80211_BAND_5GHZ)) {
  2391. scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
  2392. /*
  2393. * If active scaning is requested but a certain channel
  2394. * is marked passive, we can do active scanning if we
  2395. * detect transmissions.
  2396. */
  2397. scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH : 0;
  2398. band = IEEE80211_BAND_5GHZ;
  2399. } else {
  2400. IWL_WARN(priv, "Invalid scan band count\n");
  2401. goto done;
  2402. }
  2403. scan->tx_cmd.len = cpu_to_le16(
  2404. iwl_fill_probe_req(priv,
  2405. (struct ieee80211_mgmt *)scan->data,
  2406. priv->scan_request->ie,
  2407. priv->scan_request->ie_len,
  2408. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2409. /* select Rx antennas */
  2410. scan->flags |= iwl3945_get_antenna_flags(priv);
  2411. if (iwl_is_monitor_mode(priv))
  2412. scan->filter_flags = RXON_FILTER_PROMISC_MSK;
  2413. scan->channel_count =
  2414. iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
  2415. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
  2416. if (scan->channel_count == 0) {
  2417. IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
  2418. goto done;
  2419. }
  2420. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  2421. scan->channel_count * sizeof(struct iwl3945_scan_channel);
  2422. cmd.data = scan;
  2423. scan->len = cpu_to_le16(cmd.len);
  2424. set_bit(STATUS_SCAN_HW, &priv->status);
  2425. rc = iwl_send_cmd_sync(priv, &cmd);
  2426. if (rc)
  2427. goto done;
  2428. queue_delayed_work(priv->workqueue, &priv->scan_check,
  2429. IWL_SCAN_CHECK_WATCHDOG);
  2430. mutex_unlock(&priv->mutex);
  2431. return;
  2432. done:
  2433. /* can not perform scan make sure we clear scanning
  2434. * bits from status so next scan request can be performed.
  2435. * if we dont clear scanning status bit here all next scan
  2436. * will fail
  2437. */
  2438. clear_bit(STATUS_SCAN_HW, &priv->status);
  2439. clear_bit(STATUS_SCANNING, &priv->status);
  2440. /* inform mac80211 scan aborted */
  2441. queue_work(priv->workqueue, &priv->scan_completed);
  2442. mutex_unlock(&priv->mutex);
  2443. }
  2444. static void iwl3945_bg_up(struct work_struct *data)
  2445. {
  2446. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  2447. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2448. return;
  2449. mutex_lock(&priv->mutex);
  2450. __iwl3945_up(priv);
  2451. mutex_unlock(&priv->mutex);
  2452. }
  2453. static void iwl3945_bg_restart(struct work_struct *data)
  2454. {
  2455. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2456. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2457. return;
  2458. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2459. mutex_lock(&priv->mutex);
  2460. priv->vif = NULL;
  2461. priv->is_open = 0;
  2462. mutex_unlock(&priv->mutex);
  2463. iwl3945_down(priv);
  2464. ieee80211_restart_hw(priv->hw);
  2465. } else {
  2466. iwl3945_down(priv);
  2467. queue_work(priv->workqueue, &priv->up);
  2468. }
  2469. }
  2470. static void iwl3945_bg_rx_replenish(struct work_struct *data)
  2471. {
  2472. struct iwl_priv *priv =
  2473. container_of(data, struct iwl_priv, rx_replenish);
  2474. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2475. return;
  2476. mutex_lock(&priv->mutex);
  2477. iwl3945_rx_replenish(priv);
  2478. mutex_unlock(&priv->mutex);
  2479. }
  2480. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2481. void iwl3945_post_associate(struct iwl_priv *priv)
  2482. {
  2483. int rc = 0;
  2484. struct ieee80211_conf *conf = NULL;
  2485. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2486. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2487. return;
  2488. }
  2489. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2490. priv->assoc_id, priv->active_rxon.bssid_addr);
  2491. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2492. return;
  2493. if (!priv->vif || !priv->is_open)
  2494. return;
  2495. iwl_scan_cancel_timeout(priv, 200);
  2496. conf = ieee80211_get_hw_conf(priv->hw);
  2497. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2498. iwlcore_commit_rxon(priv);
  2499. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2500. iwl_setup_rxon_timing(priv);
  2501. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2502. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2503. if (rc)
  2504. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2505. "Attempting to continue.\n");
  2506. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2507. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2508. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2509. priv->assoc_id, priv->beacon_int);
  2510. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2511. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2512. else
  2513. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2514. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2515. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2516. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2517. else
  2518. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2519. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2520. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2521. }
  2522. iwlcore_commit_rxon(priv);
  2523. switch (priv->iw_mode) {
  2524. case NL80211_IFTYPE_STATION:
  2525. iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
  2526. break;
  2527. case NL80211_IFTYPE_ADHOC:
  2528. priv->assoc_id = 1;
  2529. iwl_add_station(priv, priv->bssid, 0, CMD_SYNC, NULL);
  2530. iwl3945_sync_sta(priv, IWL_STA_ID,
  2531. (priv->band == IEEE80211_BAND_5GHZ) ?
  2532. IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP,
  2533. CMD_ASYNC);
  2534. iwl3945_rate_scale_init(priv->hw, IWL_STA_ID);
  2535. iwl3945_send_beacon_cmd(priv);
  2536. break;
  2537. default:
  2538. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2539. __func__, priv->iw_mode);
  2540. break;
  2541. }
  2542. iwl_activate_qos(priv, 0);
  2543. /* we have just associated, don't start scan too early */
  2544. priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
  2545. }
  2546. /*****************************************************************************
  2547. *
  2548. * mac80211 entry point functions
  2549. *
  2550. *****************************************************************************/
  2551. #define UCODE_READY_TIMEOUT (2 * HZ)
  2552. static int iwl3945_mac_start(struct ieee80211_hw *hw)
  2553. {
  2554. struct iwl_priv *priv = hw->priv;
  2555. int ret;
  2556. IWL_DEBUG_MAC80211(priv, "enter\n");
  2557. /* we should be verifying the device is ready to be opened */
  2558. mutex_lock(&priv->mutex);
  2559. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2560. * ucode filename and max sizes are card-specific. */
  2561. if (!priv->ucode_code.len) {
  2562. ret = iwl3945_read_ucode(priv);
  2563. if (ret) {
  2564. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  2565. mutex_unlock(&priv->mutex);
  2566. goto out_release_irq;
  2567. }
  2568. }
  2569. ret = __iwl3945_up(priv);
  2570. mutex_unlock(&priv->mutex);
  2571. if (ret)
  2572. goto out_release_irq;
  2573. IWL_DEBUG_INFO(priv, "Start UP work.\n");
  2574. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  2575. * mac80211 will not be run successfully. */
  2576. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2577. test_bit(STATUS_READY, &priv->status),
  2578. UCODE_READY_TIMEOUT);
  2579. if (!ret) {
  2580. if (!test_bit(STATUS_READY, &priv->status)) {
  2581. IWL_ERR(priv,
  2582. "Wait for START_ALIVE timeout after %dms.\n",
  2583. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2584. ret = -ETIMEDOUT;
  2585. goto out_release_irq;
  2586. }
  2587. }
  2588. /* ucode is running and will send rfkill notifications,
  2589. * no need to poll the killswitch state anymore */
  2590. cancel_delayed_work(&priv->rfkill_poll);
  2591. priv->is_open = 1;
  2592. IWL_DEBUG_MAC80211(priv, "leave\n");
  2593. return 0;
  2594. out_release_irq:
  2595. priv->is_open = 0;
  2596. IWL_DEBUG_MAC80211(priv, "leave - failed\n");
  2597. return ret;
  2598. }
  2599. static void iwl3945_mac_stop(struct ieee80211_hw *hw)
  2600. {
  2601. struct iwl_priv *priv = hw->priv;
  2602. IWL_DEBUG_MAC80211(priv, "enter\n");
  2603. if (!priv->is_open) {
  2604. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  2605. return;
  2606. }
  2607. priv->is_open = 0;
  2608. if (iwl_is_ready_rf(priv)) {
  2609. /* stop mac, cancel any scan request and clear
  2610. * RXON_FILTER_ASSOC_MSK BIT
  2611. */
  2612. mutex_lock(&priv->mutex);
  2613. iwl_scan_cancel_timeout(priv, 100);
  2614. mutex_unlock(&priv->mutex);
  2615. }
  2616. iwl3945_down(priv);
  2617. flush_workqueue(priv->workqueue);
  2618. /* start polling the killswitch state again */
  2619. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2620. round_jiffies_relative(2 * HZ));
  2621. IWL_DEBUG_MAC80211(priv, "leave\n");
  2622. }
  2623. static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2624. {
  2625. struct iwl_priv *priv = hw->priv;
  2626. IWL_DEBUG_MAC80211(priv, "enter\n");
  2627. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2628. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2629. if (iwl3945_tx_skb(priv, skb))
  2630. dev_kfree_skb_any(skb);
  2631. IWL_DEBUG_MAC80211(priv, "leave\n");
  2632. return NETDEV_TX_OK;
  2633. }
  2634. void iwl3945_config_ap(struct iwl_priv *priv)
  2635. {
  2636. int rc = 0;
  2637. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2638. return;
  2639. /* The following should be done only at AP bring up */
  2640. if (!(iwl_is_associated(priv))) {
  2641. /* RXON - unassoc (to set timing command) */
  2642. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2643. iwlcore_commit_rxon(priv);
  2644. /* RXON Timing */
  2645. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2646. iwl_setup_rxon_timing(priv);
  2647. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2648. sizeof(priv->rxon_timing),
  2649. &priv->rxon_timing);
  2650. if (rc)
  2651. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2652. "Attempting to continue.\n");
  2653. /* FIXME: what should be the assoc_id for AP? */
  2654. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2655. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2656. priv->staging_rxon.flags |=
  2657. RXON_FLG_SHORT_PREAMBLE_MSK;
  2658. else
  2659. priv->staging_rxon.flags &=
  2660. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2661. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2662. if (priv->assoc_capability &
  2663. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2664. priv->staging_rxon.flags |=
  2665. RXON_FLG_SHORT_SLOT_MSK;
  2666. else
  2667. priv->staging_rxon.flags &=
  2668. ~RXON_FLG_SHORT_SLOT_MSK;
  2669. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2670. priv->staging_rxon.flags &=
  2671. ~RXON_FLG_SHORT_SLOT_MSK;
  2672. }
  2673. /* restore RXON assoc */
  2674. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2675. iwlcore_commit_rxon(priv);
  2676. iwl_add_station(priv, iwl_bcast_addr, 0, CMD_SYNC, NULL);
  2677. }
  2678. iwl3945_send_beacon_cmd(priv);
  2679. /* FIXME - we need to add code here to detect a totally new
  2680. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2681. * clear sta table, add BCAST sta... */
  2682. }
  2683. static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2684. struct ieee80211_vif *vif,
  2685. struct ieee80211_sta *sta,
  2686. struct ieee80211_key_conf *key)
  2687. {
  2688. struct iwl_priv *priv = hw->priv;
  2689. const u8 *addr;
  2690. int ret = 0;
  2691. u8 sta_id = IWL_INVALID_STATION;
  2692. u8 static_key;
  2693. IWL_DEBUG_MAC80211(priv, "enter\n");
  2694. if (iwl3945_mod_params.sw_crypto) {
  2695. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2696. return -EOPNOTSUPP;
  2697. }
  2698. addr = sta ? sta->addr : iwl_bcast_addr;
  2699. static_key = !iwl_is_associated(priv);
  2700. if (!static_key) {
  2701. sta_id = iwl_find_station(priv, addr);
  2702. if (sta_id == IWL_INVALID_STATION) {
  2703. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2704. addr);
  2705. return -EINVAL;
  2706. }
  2707. }
  2708. mutex_lock(&priv->mutex);
  2709. iwl_scan_cancel_timeout(priv, 100);
  2710. mutex_unlock(&priv->mutex);
  2711. switch (cmd) {
  2712. case SET_KEY:
  2713. if (static_key)
  2714. ret = iwl3945_set_static_key(priv, key);
  2715. else
  2716. ret = iwl3945_set_dynamic_key(priv, key, sta_id);
  2717. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2718. break;
  2719. case DISABLE_KEY:
  2720. if (static_key)
  2721. ret = iwl3945_remove_static_key(priv);
  2722. else
  2723. ret = iwl3945_clear_sta_key_info(priv, sta_id);
  2724. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2725. break;
  2726. default:
  2727. ret = -EINVAL;
  2728. }
  2729. IWL_DEBUG_MAC80211(priv, "leave\n");
  2730. return ret;
  2731. }
  2732. /*****************************************************************************
  2733. *
  2734. * sysfs attributes
  2735. *
  2736. *****************************************************************************/
  2737. #ifdef CONFIG_IWLWIFI_DEBUG
  2738. /*
  2739. * The following adds a new attribute to the sysfs representation
  2740. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2741. * used for controlling the debug level.
  2742. *
  2743. * See the level definitions in iwl for details.
  2744. *
  2745. * The debug_level being managed using sysfs below is a per device debug
  2746. * level that is used instead of the global debug level if it (the per
  2747. * device debug level) is set.
  2748. */
  2749. static ssize_t show_debug_level(struct device *d,
  2750. struct device_attribute *attr, char *buf)
  2751. {
  2752. struct iwl_priv *priv = dev_get_drvdata(d);
  2753. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2754. }
  2755. static ssize_t store_debug_level(struct device *d,
  2756. struct device_attribute *attr,
  2757. const char *buf, size_t count)
  2758. {
  2759. struct iwl_priv *priv = dev_get_drvdata(d);
  2760. unsigned long val;
  2761. int ret;
  2762. ret = strict_strtoul(buf, 0, &val);
  2763. if (ret)
  2764. IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
  2765. else {
  2766. priv->debug_level = val;
  2767. if (iwl_alloc_traffic_mem(priv))
  2768. IWL_ERR(priv,
  2769. "Not enough memory to generate traffic log\n");
  2770. }
  2771. return strnlen(buf, count);
  2772. }
  2773. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2774. show_debug_level, store_debug_level);
  2775. #endif /* CONFIG_IWLWIFI_DEBUG */
  2776. static ssize_t show_temperature(struct device *d,
  2777. struct device_attribute *attr, char *buf)
  2778. {
  2779. struct iwl_priv *priv = dev_get_drvdata(d);
  2780. if (!iwl_is_alive(priv))
  2781. return -EAGAIN;
  2782. return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
  2783. }
  2784. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2785. static ssize_t show_tx_power(struct device *d,
  2786. struct device_attribute *attr, char *buf)
  2787. {
  2788. struct iwl_priv *priv = dev_get_drvdata(d);
  2789. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2790. }
  2791. static ssize_t store_tx_power(struct device *d,
  2792. struct device_attribute *attr,
  2793. const char *buf, size_t count)
  2794. {
  2795. struct iwl_priv *priv = dev_get_drvdata(d);
  2796. char *p = (char *)buf;
  2797. u32 val;
  2798. val = simple_strtoul(p, &p, 10);
  2799. if (p == buf)
  2800. IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
  2801. else
  2802. iwl3945_hw_reg_set_txpower(priv, val);
  2803. return count;
  2804. }
  2805. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2806. static ssize_t show_flags(struct device *d,
  2807. struct device_attribute *attr, char *buf)
  2808. {
  2809. struct iwl_priv *priv = dev_get_drvdata(d);
  2810. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2811. }
  2812. static ssize_t store_flags(struct device *d,
  2813. struct device_attribute *attr,
  2814. const char *buf, size_t count)
  2815. {
  2816. struct iwl_priv *priv = dev_get_drvdata(d);
  2817. u32 flags = simple_strtoul(buf, NULL, 0);
  2818. mutex_lock(&priv->mutex);
  2819. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2820. /* Cancel any currently running scans... */
  2821. if (iwl_scan_cancel_timeout(priv, 100))
  2822. IWL_WARN(priv, "Could not cancel scan.\n");
  2823. else {
  2824. IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
  2825. flags);
  2826. priv->staging_rxon.flags = cpu_to_le32(flags);
  2827. iwlcore_commit_rxon(priv);
  2828. }
  2829. }
  2830. mutex_unlock(&priv->mutex);
  2831. return count;
  2832. }
  2833. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2834. static ssize_t show_filter_flags(struct device *d,
  2835. struct device_attribute *attr, char *buf)
  2836. {
  2837. struct iwl_priv *priv = dev_get_drvdata(d);
  2838. return sprintf(buf, "0x%04X\n",
  2839. le32_to_cpu(priv->active_rxon.filter_flags));
  2840. }
  2841. static ssize_t store_filter_flags(struct device *d,
  2842. struct device_attribute *attr,
  2843. const char *buf, size_t count)
  2844. {
  2845. struct iwl_priv *priv = dev_get_drvdata(d);
  2846. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  2847. mutex_lock(&priv->mutex);
  2848. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2849. /* Cancel any currently running scans... */
  2850. if (iwl_scan_cancel_timeout(priv, 100))
  2851. IWL_WARN(priv, "Could not cancel scan.\n");
  2852. else {
  2853. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2854. "0x%04X\n", filter_flags);
  2855. priv->staging_rxon.filter_flags =
  2856. cpu_to_le32(filter_flags);
  2857. iwlcore_commit_rxon(priv);
  2858. }
  2859. }
  2860. mutex_unlock(&priv->mutex);
  2861. return count;
  2862. }
  2863. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2864. store_filter_flags);
  2865. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  2866. static ssize_t show_measurement(struct device *d,
  2867. struct device_attribute *attr, char *buf)
  2868. {
  2869. struct iwl_priv *priv = dev_get_drvdata(d);
  2870. struct iwl_spectrum_notification measure_report;
  2871. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  2872. u8 *data = (u8 *)&measure_report;
  2873. unsigned long flags;
  2874. spin_lock_irqsave(&priv->lock, flags);
  2875. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  2876. spin_unlock_irqrestore(&priv->lock, flags);
  2877. return 0;
  2878. }
  2879. memcpy(&measure_report, &priv->measure_report, size);
  2880. priv->measurement_status = 0;
  2881. spin_unlock_irqrestore(&priv->lock, flags);
  2882. while (size && (PAGE_SIZE - len)) {
  2883. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2884. PAGE_SIZE - len, 1);
  2885. len = strlen(buf);
  2886. if (PAGE_SIZE - len)
  2887. buf[len++] = '\n';
  2888. ofs += 16;
  2889. size -= min(size, 16U);
  2890. }
  2891. return len;
  2892. }
  2893. static ssize_t store_measurement(struct device *d,
  2894. struct device_attribute *attr,
  2895. const char *buf, size_t count)
  2896. {
  2897. struct iwl_priv *priv = dev_get_drvdata(d);
  2898. struct ieee80211_measurement_params params = {
  2899. .channel = le16_to_cpu(priv->active_rxon.channel),
  2900. .start_time = cpu_to_le64(priv->last_tsf),
  2901. .duration = cpu_to_le16(1),
  2902. };
  2903. u8 type = IWL_MEASURE_BASIC;
  2904. u8 buffer[32];
  2905. u8 channel;
  2906. if (count) {
  2907. char *p = buffer;
  2908. strncpy(buffer, buf, min(sizeof(buffer), count));
  2909. channel = simple_strtoul(p, NULL, 0);
  2910. if (channel)
  2911. params.channel = channel;
  2912. p = buffer;
  2913. while (*p && *p != ' ')
  2914. p++;
  2915. if (*p)
  2916. type = simple_strtoul(p + 1, NULL, 0);
  2917. }
  2918. IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
  2919. "channel %d (for '%s')\n", type, params.channel, buf);
  2920. iwl3945_get_measurement(priv, &params, type);
  2921. return count;
  2922. }
  2923. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  2924. show_measurement, store_measurement);
  2925. #endif /* CONFIG_IWL3945_SPECTRUM_MEASUREMENT */
  2926. static ssize_t store_retry_rate(struct device *d,
  2927. struct device_attribute *attr,
  2928. const char *buf, size_t count)
  2929. {
  2930. struct iwl_priv *priv = dev_get_drvdata(d);
  2931. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  2932. if (priv->retry_rate <= 0)
  2933. priv->retry_rate = 1;
  2934. return count;
  2935. }
  2936. static ssize_t show_retry_rate(struct device *d,
  2937. struct device_attribute *attr, char *buf)
  2938. {
  2939. struct iwl_priv *priv = dev_get_drvdata(d);
  2940. return sprintf(buf, "%d", priv->retry_rate);
  2941. }
  2942. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  2943. store_retry_rate);
  2944. static ssize_t store_power_level(struct device *d,
  2945. struct device_attribute *attr,
  2946. const char *buf, size_t count)
  2947. {
  2948. struct iwl_priv *priv = dev_get_drvdata(d);
  2949. int ret;
  2950. unsigned long mode;
  2951. mutex_lock(&priv->mutex);
  2952. ret = strict_strtoul(buf, 10, &mode);
  2953. if (ret)
  2954. goto out;
  2955. ret = iwl_power_set_user_mode(priv, mode);
  2956. if (ret) {
  2957. IWL_DEBUG_MAC80211(priv, "failed setting power mode.\n");
  2958. goto out;
  2959. }
  2960. ret = count;
  2961. out:
  2962. mutex_unlock(&priv->mutex);
  2963. return ret;
  2964. }
  2965. static ssize_t show_power_level(struct device *d,
  2966. struct device_attribute *attr, char *buf)
  2967. {
  2968. struct iwl_priv *priv = dev_get_drvdata(d);
  2969. int level = priv->power_data.power_mode;
  2970. char *p = buf;
  2971. p += sprintf(p, "%d\n", level);
  2972. return p - buf + 1;
  2973. }
  2974. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR,
  2975. show_power_level, store_power_level);
  2976. #define MAX_WX_STRING 80
  2977. /* Values are in microsecond */
  2978. static const s32 timeout_duration[] = {
  2979. 350000,
  2980. 250000,
  2981. 75000,
  2982. 37000,
  2983. 25000,
  2984. };
  2985. static const s32 period_duration[] = {
  2986. 400000,
  2987. 700000,
  2988. 1000000,
  2989. 1000000,
  2990. 1000000
  2991. };
  2992. static ssize_t show_channels(struct device *d,
  2993. struct device_attribute *attr, char *buf)
  2994. {
  2995. /* all this shit doesn't belong into sysfs anyway */
  2996. return 0;
  2997. }
  2998. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  2999. static ssize_t show_statistics(struct device *d,
  3000. struct device_attribute *attr, char *buf)
  3001. {
  3002. struct iwl_priv *priv = dev_get_drvdata(d);
  3003. u32 size = sizeof(struct iwl3945_notif_statistics);
  3004. u32 len = 0, ofs = 0;
  3005. u8 *data = (u8 *)&priv->statistics_39;
  3006. int rc = 0;
  3007. if (!iwl_is_alive(priv))
  3008. return -EAGAIN;
  3009. mutex_lock(&priv->mutex);
  3010. rc = iwl_send_statistics_request(priv, 0);
  3011. mutex_unlock(&priv->mutex);
  3012. if (rc) {
  3013. len = sprintf(buf,
  3014. "Error sending statistics request: 0x%08X\n", rc);
  3015. return len;
  3016. }
  3017. while (size && (PAGE_SIZE - len)) {
  3018. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3019. PAGE_SIZE - len, 1);
  3020. len = strlen(buf);
  3021. if (PAGE_SIZE - len)
  3022. buf[len++] = '\n';
  3023. ofs += 16;
  3024. size -= min(size, 16U);
  3025. }
  3026. return len;
  3027. }
  3028. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  3029. static ssize_t show_antenna(struct device *d,
  3030. struct device_attribute *attr, char *buf)
  3031. {
  3032. struct iwl_priv *priv = dev_get_drvdata(d);
  3033. if (!iwl_is_alive(priv))
  3034. return -EAGAIN;
  3035. return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
  3036. }
  3037. static ssize_t store_antenna(struct device *d,
  3038. struct device_attribute *attr,
  3039. const char *buf, size_t count)
  3040. {
  3041. struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
  3042. int ant;
  3043. if (count == 0)
  3044. return 0;
  3045. if (sscanf(buf, "%1i", &ant) != 1) {
  3046. IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
  3047. return count;
  3048. }
  3049. if ((ant >= 0) && (ant <= 2)) {
  3050. IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
  3051. iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
  3052. } else
  3053. IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
  3054. return count;
  3055. }
  3056. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
  3057. static ssize_t show_status(struct device *d,
  3058. struct device_attribute *attr, char *buf)
  3059. {
  3060. struct iwl_priv *priv = dev_get_drvdata(d);
  3061. if (!iwl_is_alive(priv))
  3062. return -EAGAIN;
  3063. return sprintf(buf, "0x%08x\n", (int)priv->status);
  3064. }
  3065. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  3066. static ssize_t dump_error_log(struct device *d,
  3067. struct device_attribute *attr,
  3068. const char *buf, size_t count)
  3069. {
  3070. struct iwl_priv *priv = dev_get_drvdata(d);
  3071. char *p = (char *)buf;
  3072. if (p[0] == '1')
  3073. iwl3945_dump_nic_error_log(priv);
  3074. return strnlen(buf, count);
  3075. }
  3076. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  3077. static ssize_t dump_event_log(struct device *d,
  3078. struct device_attribute *attr,
  3079. const char *buf, size_t count)
  3080. {
  3081. struct iwl_priv *priv = dev_get_drvdata(d);
  3082. char *p = (char *)buf;
  3083. if (p[0] == '1')
  3084. iwl3945_dump_nic_event_log(priv);
  3085. return strnlen(buf, count);
  3086. }
  3087. static DEVICE_ATTR(dump_events, S_IWUSR, NULL, dump_event_log);
  3088. /*****************************************************************************
  3089. *
  3090. * driver setup and tear down
  3091. *
  3092. *****************************************************************************/
  3093. static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
  3094. {
  3095. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  3096. init_waitqueue_head(&priv->wait_command_queue);
  3097. INIT_WORK(&priv->up, iwl3945_bg_up);
  3098. INIT_WORK(&priv->restart, iwl3945_bg_restart);
  3099. INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
  3100. INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
  3101. INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
  3102. INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
  3103. INIT_DELAYED_WORK(&priv->rfkill_poll, iwl3945_rfkill_poll);
  3104. INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
  3105. INIT_WORK(&priv->request_scan, iwl3945_bg_request_scan);
  3106. INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
  3107. INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
  3108. iwl3945_hw_setup_deferred_work(priv);
  3109. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  3110. iwl3945_irq_tasklet, (unsigned long)priv);
  3111. }
  3112. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
  3113. {
  3114. iwl3945_hw_cancel_deferred_work(priv);
  3115. cancel_delayed_work_sync(&priv->init_alive_start);
  3116. cancel_delayed_work(&priv->scan_check);
  3117. cancel_delayed_work(&priv->alive_start);
  3118. cancel_work_sync(&priv->beacon_update);
  3119. }
  3120. static struct attribute *iwl3945_sysfs_entries[] = {
  3121. &dev_attr_antenna.attr,
  3122. &dev_attr_channels.attr,
  3123. &dev_attr_dump_errors.attr,
  3124. &dev_attr_dump_events.attr,
  3125. &dev_attr_flags.attr,
  3126. &dev_attr_filter_flags.attr,
  3127. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  3128. &dev_attr_measurement.attr,
  3129. #endif
  3130. &dev_attr_power_level.attr,
  3131. &dev_attr_retry_rate.attr,
  3132. &dev_attr_statistics.attr,
  3133. &dev_attr_status.attr,
  3134. &dev_attr_temperature.attr,
  3135. &dev_attr_tx_power.attr,
  3136. #ifdef CONFIG_IWLWIFI_DEBUG
  3137. &dev_attr_debug_level.attr,
  3138. #endif
  3139. NULL
  3140. };
  3141. static struct attribute_group iwl3945_attribute_group = {
  3142. .name = NULL, /* put in device directory */
  3143. .attrs = iwl3945_sysfs_entries,
  3144. };
  3145. static struct ieee80211_ops iwl3945_hw_ops = {
  3146. .tx = iwl3945_mac_tx,
  3147. .start = iwl3945_mac_start,
  3148. .stop = iwl3945_mac_stop,
  3149. .add_interface = iwl_mac_add_interface,
  3150. .remove_interface = iwl_mac_remove_interface,
  3151. .config = iwl_mac_config,
  3152. .configure_filter = iwl_configure_filter,
  3153. .set_key = iwl3945_mac_set_key,
  3154. .get_tx_stats = iwl_mac_get_tx_stats,
  3155. .conf_tx = iwl_mac_conf_tx,
  3156. .reset_tsf = iwl_mac_reset_tsf,
  3157. .bss_info_changed = iwl_bss_info_changed,
  3158. .hw_scan = iwl_mac_hw_scan
  3159. };
  3160. static int iwl3945_init_drv(struct iwl_priv *priv)
  3161. {
  3162. int ret;
  3163. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3164. priv->retry_rate = 1;
  3165. priv->ibss_beacon = NULL;
  3166. spin_lock_init(&priv->lock);
  3167. spin_lock_init(&priv->sta_lock);
  3168. spin_lock_init(&priv->hcmd_lock);
  3169. INIT_LIST_HEAD(&priv->free_frames);
  3170. mutex_init(&priv->mutex);
  3171. /* Clear the driver's (not device's) station table */
  3172. iwl_clear_stations_table(priv);
  3173. priv->data_retry_limit = -1;
  3174. priv->ieee_channels = NULL;
  3175. priv->ieee_rates = NULL;
  3176. priv->band = IEEE80211_BAND_2GHZ;
  3177. priv->iw_mode = NL80211_IFTYPE_STATION;
  3178. iwl_reset_qos(priv);
  3179. priv->qos_data.qos_active = 0;
  3180. priv->qos_data.qos_cap.val = 0;
  3181. priv->rates_mask = IWL_RATES_MASK;
  3182. /* If power management is turned on, default to CAM mode */
  3183. priv->power_mode = IWL_POWER_MODE_CAM;
  3184. priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
  3185. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  3186. IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
  3187. eeprom->version);
  3188. ret = -EINVAL;
  3189. goto err;
  3190. }
  3191. ret = iwl_init_channel_map(priv);
  3192. if (ret) {
  3193. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  3194. goto err;
  3195. }
  3196. /* Set up txpower settings in driver for all channels */
  3197. if (iwl3945_txpower_set_from_eeprom(priv)) {
  3198. ret = -EIO;
  3199. goto err_free_channel_map;
  3200. }
  3201. ret = iwlcore_init_geos(priv);
  3202. if (ret) {
  3203. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  3204. goto err_free_channel_map;
  3205. }
  3206. iwl3945_init_hw_rates(priv, priv->ieee_rates);
  3207. return 0;
  3208. err_free_channel_map:
  3209. iwl_free_channel_map(priv);
  3210. err:
  3211. return ret;
  3212. }
  3213. static int iwl3945_setup_mac(struct iwl_priv *priv)
  3214. {
  3215. int ret;
  3216. struct ieee80211_hw *hw = priv->hw;
  3217. hw->rate_control_algorithm = "iwl-3945-rs";
  3218. hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
  3219. /* Tell mac80211 our characteristics */
  3220. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  3221. IEEE80211_HW_NOISE_DBM |
  3222. IEEE80211_HW_SPECTRUM_MGMT;
  3223. hw->wiphy->interface_modes =
  3224. BIT(NL80211_IFTYPE_STATION) |
  3225. BIT(NL80211_IFTYPE_ADHOC);
  3226. hw->wiphy->custom_regulatory = true;
  3227. /* Firmware does not support this */
  3228. hw->wiphy->disable_beacon_hints = true;
  3229. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
  3230. /* we create the 802.11 header and a zero-length SSID element */
  3231. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  3232. /* Default value; 4 EDCA QOS priorities */
  3233. hw->queues = 4;
  3234. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  3235. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  3236. &priv->bands[IEEE80211_BAND_2GHZ];
  3237. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  3238. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  3239. &priv->bands[IEEE80211_BAND_5GHZ];
  3240. ret = ieee80211_register_hw(priv->hw);
  3241. if (ret) {
  3242. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  3243. return ret;
  3244. }
  3245. priv->mac80211_registered = 1;
  3246. return 0;
  3247. }
  3248. static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3249. {
  3250. int err = 0;
  3251. struct iwl_priv *priv;
  3252. struct ieee80211_hw *hw;
  3253. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3254. struct iwl3945_eeprom *eeprom;
  3255. unsigned long flags;
  3256. /***********************
  3257. * 1. Allocating HW data
  3258. * ********************/
  3259. /* mac80211 allocates memory for this device instance, including
  3260. * space for this driver's private structure */
  3261. hw = iwl_alloc_all(cfg, &iwl3945_hw_ops);
  3262. if (hw == NULL) {
  3263. printk(KERN_ERR DRV_NAME "Can not allocate network device\n");
  3264. err = -ENOMEM;
  3265. goto out;
  3266. }
  3267. priv = hw->priv;
  3268. SET_IEEE80211_DEV(hw, &pdev->dev);
  3269. /*
  3270. * Disabling hardware scan means that mac80211 will perform scans
  3271. * "the hard way", rather than using device's scan.
  3272. */
  3273. if (iwl3945_mod_params.disable_hw_scan) {
  3274. IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
  3275. iwl3945_hw_ops.hw_scan = NULL;
  3276. }
  3277. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3278. priv->cfg = cfg;
  3279. priv->pci_dev = pdev;
  3280. priv->inta_mask = CSR_INI_SET_MASK;
  3281. #ifdef CONFIG_IWLWIFI_DEBUG
  3282. atomic_set(&priv->restrict_refcnt, 0);
  3283. #endif
  3284. if (iwl_alloc_traffic_mem(priv))
  3285. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  3286. /***************************
  3287. * 2. Initializing PCI bus
  3288. * *************************/
  3289. if (pci_enable_device(pdev)) {
  3290. err = -ENODEV;
  3291. goto out_ieee80211_free_hw;
  3292. }
  3293. pci_set_master(pdev);
  3294. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3295. if (!err)
  3296. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3297. if (err) {
  3298. IWL_WARN(priv, "No suitable DMA available.\n");
  3299. goto out_pci_disable_device;
  3300. }
  3301. pci_set_drvdata(pdev, priv);
  3302. err = pci_request_regions(pdev, DRV_NAME);
  3303. if (err)
  3304. goto out_pci_disable_device;
  3305. /***********************
  3306. * 3. Read REV Register
  3307. * ********************/
  3308. priv->hw_base = pci_iomap(pdev, 0, 0);
  3309. if (!priv->hw_base) {
  3310. err = -ENODEV;
  3311. goto out_pci_release_regions;
  3312. }
  3313. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3314. (unsigned long long) pci_resource_len(pdev, 0));
  3315. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3316. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3317. * PCI Tx retries from interfering with C3 CPU state */
  3318. pci_write_config_byte(pdev, 0x41, 0x00);
  3319. /* this spin lock will be used in apm_ops.init and EEPROM access
  3320. * we should init now
  3321. */
  3322. spin_lock_init(&priv->reg_lock);
  3323. /* amp init */
  3324. err = priv->cfg->ops->lib->apm_ops.init(priv);
  3325. if (err < 0) {
  3326. IWL_DEBUG_INFO(priv, "Failed to init the card\n");
  3327. goto out_iounmap;
  3328. }
  3329. /***********************
  3330. * 4. Read EEPROM
  3331. * ********************/
  3332. /* Read the EEPROM */
  3333. err = iwl_eeprom_init(priv);
  3334. if (err) {
  3335. IWL_ERR(priv, "Unable to init EEPROM\n");
  3336. goto out_iounmap;
  3337. }
  3338. /* MAC Address location in EEPROM same for 3945/4965 */
  3339. eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3340. memcpy(priv->mac_addr, eeprom->mac_address, ETH_ALEN);
  3341. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  3342. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3343. /***********************
  3344. * 5. Setup HW Constants
  3345. * ********************/
  3346. /* Device-specific setup */
  3347. if (iwl3945_hw_set_hw_params(priv)) {
  3348. IWL_ERR(priv, "failed to set hw settings\n");
  3349. goto out_eeprom_free;
  3350. }
  3351. /***********************
  3352. * 6. Setup priv
  3353. * ********************/
  3354. err = iwl3945_init_drv(priv);
  3355. if (err) {
  3356. IWL_ERR(priv, "initializing driver failed\n");
  3357. goto out_unset_hw_params;
  3358. }
  3359. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
  3360. priv->cfg->name);
  3361. /***********************
  3362. * 7. Setup Services
  3363. * ********************/
  3364. spin_lock_irqsave(&priv->lock, flags);
  3365. iwl_disable_interrupts(priv);
  3366. spin_unlock_irqrestore(&priv->lock, flags);
  3367. pci_enable_msi(priv->pci_dev);
  3368. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  3369. IRQF_SHARED, DRV_NAME, priv);
  3370. if (err) {
  3371. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3372. goto out_disable_msi;
  3373. }
  3374. err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3375. if (err) {
  3376. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3377. goto out_release_irq;
  3378. }
  3379. iwl_set_rxon_channel(priv,
  3380. &priv->bands[IEEE80211_BAND_2GHZ].channels[5]);
  3381. iwl3945_setup_deferred_work(priv);
  3382. iwl3945_setup_rx_handlers(priv);
  3383. /*********************************
  3384. * 8. Setup and Register mac80211
  3385. * *******************************/
  3386. iwl_enable_interrupts(priv);
  3387. err = iwl3945_setup_mac(priv);
  3388. if (err)
  3389. goto out_remove_sysfs;
  3390. err = iwl_dbgfs_register(priv, DRV_NAME);
  3391. if (err)
  3392. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  3393. /* Start monitoring the killswitch */
  3394. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  3395. 2 * HZ);
  3396. return 0;
  3397. out_remove_sysfs:
  3398. destroy_workqueue(priv->workqueue);
  3399. priv->workqueue = NULL;
  3400. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3401. out_release_irq:
  3402. free_irq(priv->pci_dev->irq, priv);
  3403. out_disable_msi:
  3404. pci_disable_msi(priv->pci_dev);
  3405. iwlcore_free_geos(priv);
  3406. iwl_free_channel_map(priv);
  3407. out_unset_hw_params:
  3408. iwl3945_unset_hw_params(priv);
  3409. out_eeprom_free:
  3410. iwl_eeprom_free(priv);
  3411. out_iounmap:
  3412. pci_iounmap(pdev, priv->hw_base);
  3413. out_pci_release_regions:
  3414. pci_release_regions(pdev);
  3415. out_pci_disable_device:
  3416. pci_set_drvdata(pdev, NULL);
  3417. pci_disable_device(pdev);
  3418. out_ieee80211_free_hw:
  3419. ieee80211_free_hw(priv->hw);
  3420. iwl_free_traffic_mem(priv);
  3421. out:
  3422. return err;
  3423. }
  3424. static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
  3425. {
  3426. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3427. unsigned long flags;
  3428. if (!priv)
  3429. return;
  3430. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3431. iwl_dbgfs_unregister(priv);
  3432. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3433. if (priv->mac80211_registered) {
  3434. ieee80211_unregister_hw(priv->hw);
  3435. priv->mac80211_registered = 0;
  3436. } else {
  3437. iwl3945_down(priv);
  3438. }
  3439. /* make sure we flush any pending irq or
  3440. * tasklet for the driver
  3441. */
  3442. spin_lock_irqsave(&priv->lock, flags);
  3443. iwl_disable_interrupts(priv);
  3444. spin_unlock_irqrestore(&priv->lock, flags);
  3445. iwl_synchronize_irq(priv);
  3446. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3447. cancel_delayed_work_sync(&priv->rfkill_poll);
  3448. iwl3945_dealloc_ucode_pci(priv);
  3449. if (priv->rxq.bd)
  3450. iwl3945_rx_queue_free(priv, &priv->rxq);
  3451. iwl3945_hw_txq_ctx_free(priv);
  3452. iwl3945_unset_hw_params(priv);
  3453. iwl_clear_stations_table(priv);
  3454. /*netif_stop_queue(dev); */
  3455. flush_workqueue(priv->workqueue);
  3456. /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
  3457. * priv->workqueue... so we can't take down the workqueue
  3458. * until now... */
  3459. destroy_workqueue(priv->workqueue);
  3460. priv->workqueue = NULL;
  3461. iwl_free_traffic_mem(priv);
  3462. free_irq(pdev->irq, priv);
  3463. pci_disable_msi(pdev);
  3464. pci_iounmap(pdev, priv->hw_base);
  3465. pci_release_regions(pdev);
  3466. pci_disable_device(pdev);
  3467. pci_set_drvdata(pdev, NULL);
  3468. iwl_free_channel_map(priv);
  3469. iwlcore_free_geos(priv);
  3470. kfree(priv->scan);
  3471. if (priv->ibss_beacon)
  3472. dev_kfree_skb(priv->ibss_beacon);
  3473. ieee80211_free_hw(priv->hw);
  3474. }
  3475. /*****************************************************************************
  3476. *
  3477. * driver and module entry point
  3478. *
  3479. *****************************************************************************/
  3480. static struct pci_driver iwl3945_driver = {
  3481. .name = DRV_NAME,
  3482. .id_table = iwl3945_hw_card_ids,
  3483. .probe = iwl3945_pci_probe,
  3484. .remove = __devexit_p(iwl3945_pci_remove),
  3485. #ifdef CONFIG_PM
  3486. .suspend = iwl_pci_suspend,
  3487. .resume = iwl_pci_resume,
  3488. #endif
  3489. };
  3490. static int __init iwl3945_init(void)
  3491. {
  3492. int ret;
  3493. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3494. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3495. ret = iwl3945_rate_control_register();
  3496. if (ret) {
  3497. printk(KERN_ERR DRV_NAME
  3498. "Unable to register rate control algorithm: %d\n", ret);
  3499. return ret;
  3500. }
  3501. ret = pci_register_driver(&iwl3945_driver);
  3502. if (ret) {
  3503. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3504. goto error_register;
  3505. }
  3506. return ret;
  3507. error_register:
  3508. iwl3945_rate_control_unregister();
  3509. return ret;
  3510. }
  3511. static void __exit iwl3945_exit(void)
  3512. {
  3513. pci_unregister_driver(&iwl3945_driver);
  3514. iwl3945_rate_control_unregister();
  3515. }
  3516. MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
  3517. module_param_named(antenna, iwl3945_mod_params.antenna, int, 0444);
  3518. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  3519. module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, 0444);
  3520. MODULE_PARM_DESC(swcrypto,
  3521. "using software crypto (default 1 [software])\n");
  3522. #ifdef CONFIG_IWLWIFI_DEBUG
  3523. module_param_named(debug, iwl_debug_level, uint, 0644);
  3524. MODULE_PARM_DESC(debug, "debug output mask");
  3525. #endif
  3526. module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan, int, 0444);
  3527. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  3528. module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, 0444);
  3529. MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
  3530. module_exit(iwl3945_exit);
  3531. module_init(iwl3945_init);