tegra114-dalmore.dts 28 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210
  1. /dts-v1/;
  2. #include "tegra114.dtsi"
  3. / {
  4. model = "NVIDIA Tegra114 Dalmore evaluation board";
  5. compatible = "nvidia,dalmore", "nvidia,tegra114";
  6. memory {
  7. reg = <0x80000000 0x40000000>;
  8. };
  9. pinmux {
  10. pinctrl-names = "default";
  11. pinctrl-0 = <&state_default>;
  12. state_default: pinmux {
  13. clk1_out_pw4 {
  14. nvidia,pins = "clk1_out_pw4";
  15. nvidia,function = "extperiph1";
  16. nvidia,pull = <0>;
  17. nvidia,tristate = <0>;
  18. nvidia,enable-input = <0>;
  19. };
  20. dap1_din_pn1 {
  21. nvidia,pins = "dap1_din_pn1";
  22. nvidia,function = "i2s0";
  23. nvidia,pull = <0>;
  24. nvidia,tristate = <1>;
  25. nvidia,enable-input = <1>;
  26. };
  27. dap1_dout_pn2 {
  28. nvidia,pins = "dap1_dout_pn2",
  29. "dap1_fs_pn0",
  30. "dap1_sclk_pn3";
  31. nvidia,function = "i2s0";
  32. nvidia,pull = <0>;
  33. nvidia,tristate = <0>;
  34. nvidia,enable-input = <1>;
  35. };
  36. dap2_din_pa4 {
  37. nvidia,pins = "dap2_din_pa4";
  38. nvidia,function = "i2s1";
  39. nvidia,pull = <0>;
  40. nvidia,tristate = <1>;
  41. nvidia,enable-input = <1>;
  42. };
  43. dap2_dout_pa5 {
  44. nvidia,pins = "dap2_dout_pa5",
  45. "dap2_fs_pa2",
  46. "dap2_sclk_pa3";
  47. nvidia,function = "i2s1";
  48. nvidia,pull = <0>;
  49. nvidia,tristate = <0>;
  50. nvidia,enable-input = <1>;
  51. };
  52. dap4_din_pp5 {
  53. nvidia,pins = "dap4_din_pp5",
  54. "dap4_dout_pp6",
  55. "dap4_fs_pp4",
  56. "dap4_sclk_pp7";
  57. nvidia,function = "i2s3";
  58. nvidia,pull = <0>;
  59. nvidia,tristate = <0>;
  60. nvidia,enable-input = <1>;
  61. };
  62. dvfs_pwm_px0 {
  63. nvidia,pins = "dvfs_pwm_px0",
  64. "dvfs_clk_px2";
  65. nvidia,function = "cldvfs";
  66. nvidia,pull = <0>;
  67. nvidia,tristate = <0>;
  68. nvidia,enable-input = <0>;
  69. };
  70. ulpi_clk_py0 {
  71. nvidia,pins = "ulpi_clk_py0",
  72. "ulpi_data0_po1",
  73. "ulpi_data1_po2",
  74. "ulpi_data2_po3",
  75. "ulpi_data3_po4",
  76. "ulpi_data4_po5",
  77. "ulpi_data5_po6",
  78. "ulpi_data6_po7",
  79. "ulpi_data7_po0";
  80. nvidia,function = "ulpi";
  81. nvidia,pull = <0>;
  82. nvidia,tristate = <0>;
  83. nvidia,enable-input = <1>;
  84. };
  85. ulpi_dir_py1 {
  86. nvidia,pins = "ulpi_dir_py1",
  87. "ulpi_nxt_py2";
  88. nvidia,function = "ulpi";
  89. nvidia,pull = <0>;
  90. nvidia,tristate = <1>;
  91. nvidia,enable-input = <1>;
  92. };
  93. ulpi_stp_py3 {
  94. nvidia,pins = "ulpi_stp_py3";
  95. nvidia,function = "ulpi";
  96. nvidia,pull = <0>;
  97. nvidia,tristate = <0>;
  98. nvidia,enable-input = <0>;
  99. };
  100. cam_i2c_scl_pbb1 {
  101. nvidia,pins = "cam_i2c_scl_pbb1",
  102. "cam_i2c_sda_pbb2";
  103. nvidia,function = "i2c3";
  104. nvidia,pull = <0>;
  105. nvidia,tristate = <0>;
  106. nvidia,enable-input = <1>;
  107. nvidia,lock = <0>;
  108. nvidia,open-drain = <0>;
  109. };
  110. cam_mclk_pcc0 {
  111. nvidia,pins = "cam_mclk_pcc0",
  112. "pbb0";
  113. nvidia,function = "vi_alt3";
  114. nvidia,pull = <0>;
  115. nvidia,tristate = <0>;
  116. nvidia,enable-input = <0>;
  117. nvidia,lock = <0>;
  118. };
  119. gen2_i2c_scl_pt5 {
  120. nvidia,pins = "gen2_i2c_scl_pt5",
  121. "gen2_i2c_sda_pt6";
  122. nvidia,function = "i2c2";
  123. nvidia,pull = <0>;
  124. nvidia,tristate = <0>;
  125. nvidia,enable-input = <1>;
  126. nvidia,lock = <0>;
  127. nvidia,open-drain = <0>;
  128. };
  129. gmi_a16_pj7 {
  130. nvidia,pins = "gmi_a16_pj7";
  131. nvidia,function = "uartd";
  132. nvidia,pull = <0>;
  133. nvidia,tristate = <0>;
  134. nvidia,enable-input = <0>;
  135. };
  136. gmi_a17_pb0 {
  137. nvidia,pins = "gmi_a17_pb0",
  138. "gmi_a18_pb1";
  139. nvidia,function = "uartd";
  140. nvidia,pull = <0>;
  141. nvidia,tristate = <1>;
  142. nvidia,enable-input = <1>;
  143. };
  144. gmi_a19_pk7 {
  145. nvidia,pins = "gmi_a19_pk7";
  146. nvidia,function = "uartd";
  147. nvidia,pull = <0>;
  148. nvidia,tristate = <0>;
  149. nvidia,enable-input = <0>;
  150. };
  151. gmi_ad5_pg5 {
  152. nvidia,pins = "gmi_ad5_pg5",
  153. "gmi_cs6_n_pi3",
  154. "gmi_wr_n_pi0";
  155. nvidia,function = "spi4";
  156. nvidia,pull = <0>;
  157. nvidia,tristate = <0>;
  158. nvidia,enable-input = <1>;
  159. };
  160. gmi_ad6_pg6 {
  161. nvidia,pins = "gmi_ad6_pg6",
  162. "gmi_ad7_pg7";
  163. nvidia,function = "spi4";
  164. nvidia,pull = <2>;
  165. nvidia,tristate = <0>;
  166. nvidia,enable-input = <1>;
  167. };
  168. gmi_ad12_ph4 {
  169. nvidia,pins = "gmi_ad12_ph4";
  170. nvidia,function = "rsvd4";
  171. nvidia,pull = <0>;
  172. nvidia,tristate = <0>;
  173. nvidia,enable-input = <0>;
  174. };
  175. gmi_ad9_ph1 {
  176. nvidia,pins = "gmi_ad9_ph1";
  177. nvidia,function = "pwm1";
  178. nvidia,pull = <0>;
  179. nvidia,tristate = <0>;
  180. nvidia,enable-input = <0>;
  181. };
  182. gmi_cs1_n_pj2 {
  183. nvidia,pins = "gmi_cs1_n_pj2",
  184. "gmi_oe_n_pi1";
  185. nvidia,function = "soc";
  186. nvidia,pull = <0>;
  187. nvidia,tristate = <1>;
  188. nvidia,enable-input = <1>;
  189. };
  190. clk2_out_pw5 {
  191. nvidia,pins = "clk2_out_pw5";
  192. nvidia,function = "extperiph2";
  193. nvidia,pull = <0>;
  194. nvidia,tristate = <0>;
  195. nvidia,enable-input = <0>;
  196. };
  197. sdmmc1_clk_pz0 {
  198. nvidia,pins = "sdmmc1_clk_pz0";
  199. nvidia,function = "sdmmc1";
  200. nvidia,pull = <0>;
  201. nvidia,tristate = <0>;
  202. nvidia,enable-input = <1>;
  203. };
  204. sdmmc1_cmd_pz1 {
  205. nvidia,pins = "sdmmc1_cmd_pz1",
  206. "sdmmc1_dat0_py7",
  207. "sdmmc1_dat1_py6",
  208. "sdmmc1_dat2_py5",
  209. "sdmmc1_dat3_py4";
  210. nvidia,function = "sdmmc1";
  211. nvidia,pull = <2>;
  212. nvidia,tristate = <0>;
  213. nvidia,enable-input = <1>;
  214. };
  215. sdmmc1_wp_n_pv3 {
  216. nvidia,pins = "sdmmc1_wp_n_pv3";
  217. nvidia,function = "spi4";
  218. nvidia,pull = <2>;
  219. nvidia,tristate = <0>;
  220. nvidia,enable-input = <0>;
  221. };
  222. sdmmc3_clk_pa6 {
  223. nvidia,pins = "sdmmc3_clk_pa6";
  224. nvidia,function = "sdmmc3";
  225. nvidia,pull = <0>;
  226. nvidia,tristate = <0>;
  227. nvidia,enable-input = <1>;
  228. };
  229. sdmmc3_cmd_pa7 {
  230. nvidia,pins = "sdmmc3_cmd_pa7",
  231. "sdmmc3_dat0_pb7",
  232. "sdmmc3_dat1_pb6",
  233. "sdmmc3_dat2_pb5",
  234. "sdmmc3_dat3_pb4",
  235. "kb_col4_pq4",
  236. "sdmmc3_clk_lb_out_pee4",
  237. "sdmmc3_clk_lb_in_pee5";
  238. nvidia,function = "sdmmc3";
  239. nvidia,pull = <2>;
  240. nvidia,tristate = <0>;
  241. nvidia,enable-input = <1>;
  242. };
  243. sdmmc4_clk_pcc4 {
  244. nvidia,pins = "sdmmc4_clk_pcc4";
  245. nvidia,function = "sdmmc4";
  246. nvidia,pull = <0>;
  247. nvidia,tristate = <0>;
  248. nvidia,enable-input = <1>;
  249. };
  250. sdmmc4_cmd_pt7 {
  251. nvidia,pins = "sdmmc4_cmd_pt7",
  252. "sdmmc4_dat0_paa0",
  253. "sdmmc4_dat1_paa1",
  254. "sdmmc4_dat2_paa2",
  255. "sdmmc4_dat3_paa3",
  256. "sdmmc4_dat4_paa4",
  257. "sdmmc4_dat5_paa5",
  258. "sdmmc4_dat6_paa6",
  259. "sdmmc4_dat7_paa7";
  260. nvidia,function = "sdmmc4";
  261. nvidia,pull = <2>;
  262. nvidia,tristate = <0>;
  263. nvidia,enable-input = <1>;
  264. };
  265. clk_32k_out_pa0 {
  266. nvidia,pins = "clk_32k_out_pa0";
  267. nvidia,function = "blink";
  268. nvidia,pull = <0>;
  269. nvidia,tristate = <0>;
  270. nvidia,enable-input = <0>;
  271. };
  272. kb_col0_pq0 {
  273. nvidia,pins = "kb_col0_pq0",
  274. "kb_col1_pq1",
  275. "kb_col2_pq2",
  276. "kb_row0_pr0",
  277. "kb_row1_pr1",
  278. "kb_row2_pr2";
  279. nvidia,function = "kbc";
  280. nvidia,pull = <2>;
  281. nvidia,tristate = <0>;
  282. nvidia,enable-input = <1>;
  283. };
  284. dap3_din_pp1 {
  285. nvidia,pins = "dap3_din_pp1",
  286. "dap3_sclk_pp3";
  287. nvidia,function = "displayb";
  288. nvidia,pull = <0>;
  289. nvidia,tristate = <1>;
  290. nvidia,enable-input = <0>;
  291. };
  292. pv0 {
  293. nvidia,pins = "pv0";
  294. nvidia,function = "rsvd4";
  295. nvidia,pull = <0>;
  296. nvidia,tristate = <1>;
  297. nvidia,enable-input = <0>;
  298. };
  299. kb_row7_pr7 {
  300. nvidia,pins = "kb_row7_pr7";
  301. nvidia,function = "rsvd2";
  302. nvidia,pull = <2>;
  303. nvidia,tristate = <0>;
  304. nvidia,enable-input = <1>;
  305. };
  306. kb_row10_ps2 {
  307. nvidia,pins = "kb_row10_ps2";
  308. nvidia,function = "uarta";
  309. nvidia,pull = <0>;
  310. nvidia,tristate = <1>;
  311. nvidia,enable-input = <1>;
  312. };
  313. kb_row9_ps1 {
  314. nvidia,pins = "kb_row9_ps1";
  315. nvidia,function = "uarta";
  316. nvidia,pull = <0>;
  317. nvidia,tristate = <0>;
  318. nvidia,enable-input = <0>;
  319. };
  320. pwr_i2c_scl_pz6 {
  321. nvidia,pins = "pwr_i2c_scl_pz6",
  322. "pwr_i2c_sda_pz7";
  323. nvidia,function = "i2cpwr";
  324. nvidia,pull = <0>;
  325. nvidia,tristate = <0>;
  326. nvidia,enable-input = <1>;
  327. nvidia,lock = <0>;
  328. nvidia,open-drain = <0>;
  329. };
  330. sys_clk_req_pz5 {
  331. nvidia,pins = "sys_clk_req_pz5";
  332. nvidia,function = "sysclk";
  333. nvidia,pull = <0>;
  334. nvidia,tristate = <0>;
  335. nvidia,enable-input = <0>;
  336. };
  337. core_pwr_req {
  338. nvidia,pins = "core_pwr_req";
  339. nvidia,function = "pwron";
  340. nvidia,pull = <0>;
  341. nvidia,tristate = <0>;
  342. nvidia,enable-input = <0>;
  343. };
  344. cpu_pwr_req {
  345. nvidia,pins = "cpu_pwr_req";
  346. nvidia,function = "cpu";
  347. nvidia,pull = <0>;
  348. nvidia,tristate = <0>;
  349. nvidia,enable-input = <0>;
  350. };
  351. pwr_int_n {
  352. nvidia,pins = "pwr_int_n";
  353. nvidia,function = "pmi";
  354. nvidia,pull = <0>;
  355. nvidia,tristate = <1>;
  356. nvidia,enable-input = <1>;
  357. };
  358. reset_out_n {
  359. nvidia,pins = "reset_out_n";
  360. nvidia,function = "reset_out_n";
  361. nvidia,pull = <0>;
  362. nvidia,tristate = <0>;
  363. nvidia,enable-input = <0>;
  364. };
  365. clk3_out_pee0 {
  366. nvidia,pins = "clk3_out_pee0";
  367. nvidia,function = "extperiph3";
  368. nvidia,pull = <0>;
  369. nvidia,tristate = <0>;
  370. nvidia,enable-input = <0>;
  371. };
  372. gen1_i2c_scl_pc4 {
  373. nvidia,pins = "gen1_i2c_scl_pc4",
  374. "gen1_i2c_sda_pc5";
  375. nvidia,function = "i2c1";
  376. nvidia,pull = <0>;
  377. nvidia,tristate = <0>;
  378. nvidia,enable-input = <1>;
  379. nvidia,lock = <0>;
  380. nvidia,open-drain = <0>;
  381. };
  382. uart2_cts_n_pj5 {
  383. nvidia,pins = "uart2_cts_n_pj5";
  384. nvidia,function = "uartb";
  385. nvidia,pull = <0>;
  386. nvidia,tristate = <1>;
  387. nvidia,enable-input = <1>;
  388. };
  389. uart2_rts_n_pj6 {
  390. nvidia,pins = "uart2_rts_n_pj6";
  391. nvidia,function = "uartb";
  392. nvidia,pull = <0>;
  393. nvidia,tristate = <0>;
  394. nvidia,enable-input = <0>;
  395. };
  396. uart2_rxd_pc3 {
  397. nvidia,pins = "uart2_rxd_pc3";
  398. nvidia,function = "irda";
  399. nvidia,pull = <0>;
  400. nvidia,tristate = <1>;
  401. nvidia,enable-input = <1>;
  402. };
  403. uart2_txd_pc2 {
  404. nvidia,pins = "uart2_txd_pc2";
  405. nvidia,function = "irda";
  406. nvidia,pull = <0>;
  407. nvidia,tristate = <0>;
  408. nvidia,enable-input = <0>;
  409. };
  410. uart3_cts_n_pa1 {
  411. nvidia,pins = "uart3_cts_n_pa1",
  412. "uart3_rxd_pw7";
  413. nvidia,function = "uartc";
  414. nvidia,pull = <0>;
  415. nvidia,tristate = <1>;
  416. nvidia,enable-input = <1>;
  417. };
  418. uart3_rts_n_pc0 {
  419. nvidia,pins = "uart3_rts_n_pc0",
  420. "uart3_txd_pw6";
  421. nvidia,function = "uartc";
  422. nvidia,pull = <0>;
  423. nvidia,tristate = <0>;
  424. nvidia,enable-input = <0>;
  425. };
  426. owr {
  427. nvidia,pins = "owr";
  428. nvidia,function = "owr";
  429. nvidia,pull = <0>;
  430. nvidia,tristate = <0>;
  431. nvidia,enable-input = <1>;
  432. };
  433. hdmi_cec_pee3 {
  434. nvidia,pins = "hdmi_cec_pee3";
  435. nvidia,function = "cec";
  436. nvidia,pull = <0>;
  437. nvidia,tristate = <0>;
  438. nvidia,enable-input = <1>;
  439. nvidia,lock = <0>;
  440. nvidia,open-drain = <0>;
  441. };
  442. ddc_scl_pv4 {
  443. nvidia,pins = "ddc_scl_pv4",
  444. "ddc_sda_pv5";
  445. nvidia,function = "i2c4";
  446. nvidia,pull = <0>;
  447. nvidia,tristate = <0>;
  448. nvidia,enable-input = <1>;
  449. nvidia,lock = <0>;
  450. nvidia,rcv-sel = <1>;
  451. };
  452. spdif_in_pk6 {
  453. nvidia,pins = "spdif_in_pk6";
  454. nvidia,function = "usb";
  455. nvidia,pull = <2>;
  456. nvidia,tristate = <0>;
  457. nvidia,enable-input = <1>;
  458. nvidia,lock = <0>;
  459. };
  460. usb_vbus_en0_pn4 {
  461. nvidia,pins = "usb_vbus_en0_pn4";
  462. nvidia,function = "usb";
  463. nvidia,pull = <2>;
  464. nvidia,tristate = <0>;
  465. nvidia,enable-input = <1>;
  466. nvidia,lock = <0>;
  467. nvidia,open-drain = <1>;
  468. };
  469. gpio_x6_aud_px6 {
  470. nvidia,pins = "gpio_x6_aud_px6";
  471. nvidia,function = "spi6";
  472. nvidia,pull = <2>;
  473. nvidia,tristate = <1>;
  474. nvidia,enable-input = <1>;
  475. };
  476. gpio_x4_aud_px4 {
  477. nvidia,pins = "gpio_x4_aud_px4",
  478. "gpio_x7_aud_px7";
  479. nvidia,function = "rsvd1";
  480. nvidia,pull = <1>;
  481. nvidia,tristate = <0>;
  482. nvidia,enable-input = <0>;
  483. };
  484. gpio_x5_aud_px5 {
  485. nvidia,pins = "gpio_x5_aud_px5";
  486. nvidia,function = "rsvd1";
  487. nvidia,pull = <2>;
  488. nvidia,tristate = <0>;
  489. nvidia,enable-input = <1>;
  490. };
  491. gpio_w2_aud_pw2 {
  492. nvidia,pins = "gpio_w2_aud_pw2";
  493. nvidia,function = "rsvd2";
  494. nvidia,pull = <2>;
  495. nvidia,tristate = <0>;
  496. nvidia,enable-input = <1>;
  497. };
  498. gpio_w3_aud_pw3 {
  499. nvidia,pins = "gpio_w3_aud_pw3";
  500. nvidia,function = "spi6";
  501. nvidia,pull = <2>;
  502. nvidia,tristate = <0>;
  503. nvidia,enable-input = <1>;
  504. };
  505. gpio_x1_aud_px1 {
  506. nvidia,pins = "gpio_x1_aud_px1";
  507. nvidia,function = "rsvd4";
  508. nvidia,pull = <1>;
  509. nvidia,tristate = <0>;
  510. nvidia,enable-input = <1>;
  511. };
  512. gpio_x3_aud_px3 {
  513. nvidia,pins = "gpio_x3_aud_px3";
  514. nvidia,function = "rsvd4";
  515. nvidia,pull = <2>;
  516. nvidia,tristate = <0>;
  517. nvidia,enable-input = <1>;
  518. };
  519. dap3_fs_pp0 {
  520. nvidia,pins = "dap3_fs_pp0";
  521. nvidia,function = "i2s2";
  522. nvidia,pull = <1>;
  523. nvidia,tristate = <0>;
  524. nvidia,enable-input = <0>;
  525. };
  526. dap3_dout_pp2 {
  527. nvidia,pins = "dap3_dout_pp2";
  528. nvidia,function = "i2s2";
  529. nvidia,pull = <1>;
  530. nvidia,tristate = <0>;
  531. nvidia,enable-input = <0>;
  532. };
  533. pv1 {
  534. nvidia,pins = "pv1";
  535. nvidia,function = "rsvd1";
  536. nvidia,pull = <0>;
  537. nvidia,tristate = <0>;
  538. nvidia,enable-input = <1>;
  539. };
  540. pbb3 {
  541. nvidia,pins = "pbb3",
  542. "pbb5",
  543. "pbb6",
  544. "pbb7";
  545. nvidia,function = "rsvd4";
  546. nvidia,pull = <1>;
  547. nvidia,tristate = <0>;
  548. nvidia,enable-input = <0>;
  549. };
  550. pcc1 {
  551. nvidia,pins = "pcc1",
  552. "pcc2";
  553. nvidia,function = "rsvd4";
  554. nvidia,pull = <1>;
  555. nvidia,tristate = <0>;
  556. nvidia,enable-input = <1>;
  557. };
  558. gmi_ad0_pg0 {
  559. nvidia,pins = "gmi_ad0_pg0",
  560. "gmi_ad1_pg1";
  561. nvidia,function = "gmi";
  562. nvidia,pull = <0>;
  563. nvidia,tristate = <0>;
  564. nvidia,enable-input = <0>;
  565. };
  566. gmi_ad10_ph2 {
  567. nvidia,pins = "gmi_ad10_ph2",
  568. "gmi_ad11_ph3",
  569. "gmi_ad13_ph5",
  570. "gmi_ad8_ph0",
  571. "gmi_clk_pk1";
  572. nvidia,function = "gmi";
  573. nvidia,pull = <1>;
  574. nvidia,tristate = <0>;
  575. nvidia,enable-input = <0>;
  576. };
  577. gmi_ad2_pg2 {
  578. nvidia,pins = "gmi_ad2_pg2",
  579. "gmi_ad3_pg3";
  580. nvidia,function = "gmi";
  581. nvidia,pull = <0>;
  582. nvidia,tristate = <0>;
  583. nvidia,enable-input = <1>;
  584. };
  585. gmi_adv_n_pk0 {
  586. nvidia,pins = "gmi_adv_n_pk0",
  587. "gmi_cs0_n_pj0",
  588. "gmi_cs2_n_pk3",
  589. "gmi_cs4_n_pk2",
  590. "gmi_cs7_n_pi6",
  591. "gmi_dqs_p_pj3",
  592. "gmi_iordy_pi5",
  593. "gmi_wp_n_pc7";
  594. nvidia,function = "gmi";
  595. nvidia,pull = <2>;
  596. nvidia,tristate = <0>;
  597. nvidia,enable-input = <1>;
  598. };
  599. gmi_cs3_n_pk4 {
  600. nvidia,pins = "gmi_cs3_n_pk4";
  601. nvidia,function = "gmi";
  602. nvidia,pull = <2>;
  603. nvidia,tristate = <0>;
  604. nvidia,enable-input = <0>;
  605. };
  606. clk2_req_pcc5 {
  607. nvidia,pins = "clk2_req_pcc5";
  608. nvidia,function = "rsvd4";
  609. nvidia,pull = <0>;
  610. nvidia,tristate = <0>;
  611. nvidia,enable-input = <0>;
  612. };
  613. kb_col3_pq3 {
  614. nvidia,pins = "kb_col3_pq3",
  615. "kb_col6_pq6",
  616. "kb_col7_pq7";
  617. nvidia,function = "kbc";
  618. nvidia,pull = <2>;
  619. nvidia,tristate = <0>;
  620. nvidia,enable-input = <0>;
  621. };
  622. kb_col5_pq5 {
  623. nvidia,pins = "kb_col5_pq5";
  624. nvidia,function = "kbc";
  625. nvidia,pull = <2>;
  626. nvidia,tristate = <0>;
  627. nvidia,enable-input = <1>;
  628. };
  629. kb_row3_pr3 {
  630. nvidia,pins = "kb_row3_pr3",
  631. "kb_row4_pr4",
  632. "kb_row6_pr6",
  633. "kb_row8_ps0";
  634. nvidia,function = "kbc";
  635. nvidia,pull = <1>;
  636. nvidia,tristate = <0>;
  637. nvidia,enable-input = <1>;
  638. };
  639. clk3_req_pee1 {
  640. nvidia,pins = "clk3_req_pee1";
  641. nvidia,function = "rsvd4";
  642. nvidia,pull = <0>;
  643. nvidia,tristate = <0>;
  644. nvidia,enable-input = <0>;
  645. };
  646. pu4 {
  647. nvidia,pins = "pu4";
  648. nvidia,function = "displayb";
  649. nvidia,pull = <0>;
  650. nvidia,tristate = <0>;
  651. nvidia,enable-input = <0>;
  652. };
  653. pu5 {
  654. nvidia,pins = "pu5",
  655. "pu6";
  656. nvidia,function = "displayb";
  657. nvidia,pull = <0>;
  658. nvidia,tristate = <0>;
  659. nvidia,enable-input = <1>;
  660. };
  661. hdmi_int_pn7 {
  662. nvidia,pins = "hdmi_int_pn7";
  663. nvidia,function = "rsvd1";
  664. nvidia,pull = <1>;
  665. nvidia,tristate = <0>;
  666. nvidia,enable-input = <1>;
  667. };
  668. clk1_req_pee2 {
  669. nvidia,pins = "clk1_req_pee2",
  670. "usb_vbus_en1_pn5";
  671. nvidia,function = "rsvd4";
  672. nvidia,pull = <1>;
  673. nvidia,tristate = <1>;
  674. nvidia,enable-input = <0>;
  675. };
  676. drive_sdio1 {
  677. nvidia,pins = "drive_sdio1";
  678. nvidia,high-speed-mode = <1>;
  679. nvidia,schmitt = <0>;
  680. nvidia,low-power-mode = <3>;
  681. nvidia,pull-down-strength = <36>;
  682. nvidia,pull-up-strength = <20>;
  683. nvidia,slew-rate-rising = <2>;
  684. nvidia,slew-rate-falling = <2>;
  685. };
  686. drive_sdio3 {
  687. nvidia,pins = "drive_sdio3";
  688. nvidia,high-speed-mode = <1>;
  689. nvidia,schmitt = <0>;
  690. nvidia,low-power-mode = <3>;
  691. nvidia,pull-down-strength = <22>;
  692. nvidia,pull-up-strength = <36>;
  693. nvidia,slew-rate-rising = <0>;
  694. nvidia,slew-rate-falling = <0>;
  695. };
  696. drive_gma {
  697. nvidia,pins = "drive_gma";
  698. nvidia,high-speed-mode = <1>;
  699. nvidia,schmitt = <0>;
  700. nvidia,low-power-mode = <3>;
  701. nvidia,pull-down-strength = <2>;
  702. nvidia,pull-up-strength = <1>;
  703. nvidia,slew-rate-rising = <0>;
  704. nvidia,slew-rate-falling = <0>;
  705. nvidia,drive-type = <1>;
  706. };
  707. };
  708. };
  709. serial@70006300 {
  710. status = "okay";
  711. };
  712. i2c@7000c000 {
  713. status = "okay";
  714. clock-frequency = <100000>;
  715. battery: smart-battery {
  716. compatible = "ti,bq20z45", "sbs,sbs-battery";
  717. reg = <0xb>;
  718. battery-name = "battery";
  719. sbs,i2c-retry-count = <2>;
  720. sbs,poll-retry-count = <100>;
  721. power-supplies = <&charger>;
  722. };
  723. rt5640: rt5640 {
  724. compatible = "realtek,rt5640";
  725. reg = <0x1c>;
  726. interrupt-parent = <&gpio>;
  727. interrupts = <TEGRA_GPIO(W, 3) GPIO_ACTIVE_HIGH>;
  728. realtek,ldo1-en-gpios =
  729. <&gpio TEGRA_GPIO(V, 3) GPIO_ACTIVE_HIGH>;
  730. };
  731. };
  732. i2c@7000d000 {
  733. status = "okay";
  734. clock-frequency = <400000>;
  735. tps51632 {
  736. compatible = "ti,tps51632";
  737. reg = <0x43>;
  738. regulator-name = "vdd-cpu";
  739. regulator-min-microvolt = <500000>;
  740. regulator-max-microvolt = <1520000>;
  741. regulator-boot-on;
  742. regulator-always-on;
  743. };
  744. tps65090 {
  745. compatible = "ti,tps65090";
  746. reg = <0x48>;
  747. interrupt-parent = <&gpio>;
  748. interrupts = <TEGRA_GPIO(J, 0) IRQ_TYPE_LEVEL_HIGH>;
  749. vsys1-supply = <&vdd_ac_bat_reg>;
  750. vsys2-supply = <&vdd_ac_bat_reg>;
  751. vsys3-supply = <&vdd_ac_bat_reg>;
  752. infet1-supply = <&vdd_ac_bat_reg>;
  753. infet2-supply = <&vdd_ac_bat_reg>;
  754. infet3-supply = <&tps65090_dcdc2_reg>;
  755. infet4-supply = <&tps65090_dcdc2_reg>;
  756. infet5-supply = <&tps65090_dcdc2_reg>;
  757. infet6-supply = <&tps65090_dcdc2_reg>;
  758. infet7-supply = <&tps65090_dcdc2_reg>;
  759. vsys-l1-supply = <&vdd_ac_bat_reg>;
  760. vsys-l2-supply = <&vdd_ac_bat_reg>;
  761. charger: charger {
  762. compatible = "ti,tps65090-charger";
  763. ti,enable-low-current-chrg;
  764. };
  765. regulators {
  766. tps65090_dcdc1_reg: dcdc1 {
  767. regulator-name = "vdd-sys-5v0";
  768. regulator-always-on;
  769. regulator-boot-on;
  770. };
  771. tps65090_dcdc2_reg: dcdc2 {
  772. regulator-name = "vdd-sys-3v3";
  773. regulator-always-on;
  774. regulator-boot-on;
  775. };
  776. tps65090_dcdc3_reg: dcdc3 {
  777. regulator-name = "vdd-ao";
  778. regulator-always-on;
  779. regulator-boot-on;
  780. };
  781. fet1 {
  782. regulator-name = "vdd-lcd-bl";
  783. };
  784. fet3 {
  785. regulator-name = "vdd-modem-3v3";
  786. };
  787. fet4 {
  788. regulator-name = "avdd-lcd";
  789. };
  790. fet5 {
  791. regulator-name = "vdd-lvds";
  792. };
  793. fet6 {
  794. regulator-name = "vdd-sd-slot";
  795. regulator-always-on;
  796. regulator-boot-on;
  797. };
  798. fet7 {
  799. regulator-name = "vdd-com-3v3";
  800. };
  801. ldo1 {
  802. regulator-name = "vdd-sby-5v0";
  803. regulator-always-on;
  804. regulator-boot-on;
  805. };
  806. ldo2 {
  807. regulator-name = "vdd-sby-3v3";
  808. regulator-always-on;
  809. regulator-boot-on;
  810. };
  811. };
  812. };
  813. palmas: tps65913 {
  814. compatible = "ti,palmas";
  815. reg = <0x58>;
  816. interrupts = <0 86 IRQ_TYPE_LEVEL_LOW>;
  817. #interrupt-cells = <2>;
  818. interrupt-controller;
  819. palmas_gpio: gpio {
  820. compatible = "ti,palmas-gpio";
  821. gpio-controller;
  822. #gpio-cells = <2>;
  823. };
  824. pmic {
  825. compatible = "ti,tps65913-pmic", "ti,palmas-pmic";
  826. smps1-in-supply = <&tps65090_dcdc3_reg>;
  827. smps3-in-supply = <&tps65090_dcdc3_reg>;
  828. smps4-in-supply = <&tps65090_dcdc2_reg>;
  829. smps7-in-supply = <&tps65090_dcdc2_reg>;
  830. smps8-in-supply = <&tps65090_dcdc2_reg>;
  831. smps9-in-supply = <&tps65090_dcdc2_reg>;
  832. ldo1-in-supply = <&tps65090_dcdc2_reg>;
  833. ldo2-in-supply = <&tps65090_dcdc2_reg>;
  834. ldo3-in-supply = <&palmas_smps3_reg>;
  835. ldo4-in-supply = <&tps65090_dcdc2_reg>;
  836. ldo5-in-supply = <&vdd_ac_bat_reg>;
  837. ldo6-in-supply = <&tps65090_dcdc2_reg>;
  838. ldo7-in-supply = <&tps65090_dcdc2_reg>;
  839. ldo8-in-supply = <&tps65090_dcdc3_reg>;
  840. ldo9-in-supply = <&palmas_smps9_reg>;
  841. ldoln-in-supply = <&tps65090_dcdc1_reg>;
  842. ldousb-in-supply = <&tps65090_dcdc1_reg>;
  843. regulators {
  844. smps12 {
  845. regulator-name = "vddio-ddr";
  846. regulator-min-microvolt = <1350000>;
  847. regulator-max-microvolt = <1350000>;
  848. regulator-always-on;
  849. regulator-boot-on;
  850. };
  851. palmas_smps3_reg: smps3 {
  852. regulator-name = "vddio-1v8";
  853. regulator-min-microvolt = <1800000>;
  854. regulator-max-microvolt = <1800000>;
  855. regulator-always-on;
  856. regulator-boot-on;
  857. };
  858. smps45 {
  859. regulator-name = "vdd-core";
  860. regulator-min-microvolt = <900000>;
  861. regulator-max-microvolt = <1400000>;
  862. regulator-always-on;
  863. regulator-boot-on;
  864. };
  865. smps457 {
  866. regulator-name = "vdd-core";
  867. regulator-min-microvolt = <900000>;
  868. regulator-max-microvolt = <1400000>;
  869. regulator-always-on;
  870. regulator-boot-on;
  871. };
  872. smps8 {
  873. regulator-name = "avdd-pll";
  874. regulator-min-microvolt = <1050000>;
  875. regulator-max-microvolt = <1050000>;
  876. regulator-always-on;
  877. regulator-boot-on;
  878. };
  879. palmas_smps9_reg: smps9 {
  880. regulator-name = "sdhci-vdd-sd-slot";
  881. regulator-min-microvolt = <2800000>;
  882. regulator-max-microvolt = <2800000>;
  883. regulator-always-on;
  884. };
  885. ldo1 {
  886. regulator-name = "avdd-cam1";
  887. regulator-min-microvolt = <2800000>;
  888. regulator-max-microvolt = <2800000>;
  889. };
  890. ldo2 {
  891. regulator-name = "avdd-cam2";
  892. regulator-min-microvolt = <2800000>;
  893. regulator-max-microvolt = <2800000>;
  894. };
  895. ldo3 {
  896. regulator-name = "avdd-dsi-csi";
  897. regulator-min-microvolt = <1200000>;
  898. regulator-max-microvolt = <1200000>;
  899. regulator-always-on;
  900. regulator-boot-on;
  901. };
  902. ldo4 {
  903. regulator-name = "vpp-fuse";
  904. regulator-min-microvolt = <1800000>;
  905. regulator-max-microvolt = <1800000>;
  906. };
  907. ldo6 {
  908. regulator-name = "vdd-sensor-2v85";
  909. regulator-min-microvolt = <2850000>;
  910. regulator-max-microvolt = <2850000>;
  911. };
  912. ldo7 {
  913. regulator-name = "vdd-af-cam1";
  914. regulator-min-microvolt = <2800000>;
  915. regulator-max-microvolt = <2800000>;
  916. };
  917. ldo8 {
  918. regulator-name = "vdd-rtc";
  919. regulator-min-microvolt = <900000>;
  920. regulator-max-microvolt = <900000>;
  921. regulator-always-on;
  922. regulator-boot-on;
  923. ti,enable-ldo8-tracking;
  924. };
  925. ldo9 {
  926. regulator-name = "vddio-sdmmc-2";
  927. regulator-min-microvolt = <1800000>;
  928. regulator-max-microvolt = <3300000>;
  929. regulator-always-on;
  930. regulator-boot-on;
  931. };
  932. ldoln {
  933. regulator-name = "hvdd-usb";
  934. regulator-min-microvolt = <3300000>;
  935. regulator-max-microvolt = <3300000>;
  936. };
  937. ldousb {
  938. regulator-name = "avdd-usb";
  939. regulator-min-microvolt = <3300000>;
  940. regulator-max-microvolt = <3300000>;
  941. regulator-always-on;
  942. regulator-boot-on;
  943. };
  944. regen1 {
  945. regulator-name = "rail-3v3";
  946. regulator-max-microvolt = <3300000>;
  947. regulator-always-on;
  948. regulator-boot-on;
  949. };
  950. regen2 {
  951. regulator-name = "rail-5v0";
  952. regulator-max-microvolt = <5000000>;
  953. regulator-always-on;
  954. regulator-boot-on;
  955. };
  956. };
  957. };
  958. rtc {
  959. compatible = "ti,palmas-rtc";
  960. interrupt-parent = <&palmas>;
  961. interrupts = <8 0>;
  962. };
  963. };
  964. };
  965. spi@7000da00 {
  966. status = "okay";
  967. spi-max-frequency = <25000000>;
  968. spi-flash@0 {
  969. compatible = "winbond,w25q32dw";
  970. reg = <0>;
  971. spi-max-frequency = <20000000>;
  972. };
  973. };
  974. pmc {
  975. nvidia,invert-interrupt;
  976. nvidia,suspend-mode = <1>;
  977. nvidia,cpu-pwr-good-time = <500>;
  978. nvidia,cpu-pwr-off-time = <300>;
  979. nvidia,core-pwr-good-time = <641 3845>;
  980. nvidia,core-pwr-off-time = <61036>;
  981. nvidia,core-power-req-active-high;
  982. nvidia,sys-clock-req-active-high;
  983. };
  984. ahub {
  985. i2s@70080400 {
  986. status = "okay";
  987. };
  988. };
  989. sdhci@78000400 {
  990. cd-gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_LOW>;
  991. bus-width = <4>;
  992. status = "okay";
  993. };
  994. sdhci@78000600 {
  995. bus-width = <8>;
  996. status = "okay";
  997. non-removable;
  998. };
  999. usb@7d008000 {
  1000. status = "okay";
  1001. };
  1002. usb-phy@7d008000 {
  1003. status = "okay";
  1004. vbus-supply = <&usb3_vbus_reg>;
  1005. };
  1006. clocks {
  1007. compatible = "simple-bus";
  1008. #address-cells = <1>;
  1009. #size-cells = <0>;
  1010. clk32k_in: clock {
  1011. compatible = "fixed-clock";
  1012. reg=<0>;
  1013. #clock-cells = <0>;
  1014. clock-frequency = <32768>;
  1015. };
  1016. };
  1017. gpio-keys {
  1018. compatible = "gpio-keys";
  1019. home {
  1020. label = "Home";
  1021. gpios = <&gpio TEGRA_GPIO(I, 5) GPIO_ACTIVE_LOW>;
  1022. linux,code = <102>; /* KEY_HOME */
  1023. };
  1024. power {
  1025. label = "Power";
  1026. gpios = <&gpio TEGRA_GPIO(Q, 0) GPIO_ACTIVE_LOW>;
  1027. linux,code = <116>; /* KEY_POWER */
  1028. gpio-key,wakeup;
  1029. };
  1030. volume_down {
  1031. label = "Volume Down";
  1032. gpios = <&gpio TEGRA_GPIO(R, 1) GPIO_ACTIVE_LOW>;
  1033. linux,code = <114>; /* KEY_VOLUMEDOWN */
  1034. };
  1035. volume_up {
  1036. label = "Volume Up";
  1037. gpios = <&gpio TEGRA_GPIO(R, 2) GPIO_ACTIVE_LOW>;
  1038. linux,code = <115>; /* KEY_VOLUMEUP */
  1039. };
  1040. };
  1041. regulators {
  1042. compatible = "simple-bus";
  1043. #address-cells = <1>;
  1044. #size-cells = <0>;
  1045. vdd_ac_bat_reg: regulator@0 {
  1046. compatible = "regulator-fixed";
  1047. reg = <0>;
  1048. regulator-name = "vdd_ac_bat";
  1049. regulator-min-microvolt = <5000000>;
  1050. regulator-max-microvolt = <5000000>;
  1051. regulator-always-on;
  1052. };
  1053. dvdd_ts_reg: regulator@1 {
  1054. compatible = "regulator-fixed";
  1055. reg = <1>;
  1056. regulator-name = "dvdd_ts";
  1057. regulator-min-microvolt = <1800000>;
  1058. regulator-max-microvolt = <1800000>;
  1059. enable-active-high;
  1060. gpio = <&gpio TEGRA_GPIO(H, 5) GPIO_ACTIVE_HIGH>;
  1061. };
  1062. lcd_bl_en_reg: regulator@2 {
  1063. compatible = "regulator-fixed";
  1064. reg = <2>;
  1065. regulator-name = "lcd_bl_en";
  1066. regulator-min-microvolt = <5000000>;
  1067. regulator-max-microvolt = <5000000>;
  1068. enable-active-high;
  1069. gpio = <&gpio TEGRA_GPIO(H, 2) GPIO_ACTIVE_HIGH>;
  1070. };
  1071. usb1_vbus_reg: regulator@3 {
  1072. compatible = "regulator-fixed";
  1073. reg = <3>;
  1074. regulator-name = "usb1_vbus";
  1075. regulator-min-microvolt = <5000000>;
  1076. regulator-max-microvolt = <5000000>;
  1077. enable-active-high;
  1078. gpio = <&gpio TEGRA_GPIO(N, 4) GPIO_ACTIVE_HIGH>;
  1079. gpio-open-drain;
  1080. vin-supply = <&tps65090_dcdc1_reg>;
  1081. };
  1082. usb3_vbus_reg: regulator@4 {
  1083. compatible = "regulator-fixed";
  1084. reg = <4>;
  1085. regulator-name = "usb2_vbus";
  1086. regulator-min-microvolt = <5000000>;
  1087. regulator-max-microvolt = <5000000>;
  1088. enable-active-high;
  1089. gpio = <&gpio TEGRA_GPIO(K, 6) GPIO_ACTIVE_HIGH>;
  1090. gpio-open-drain;
  1091. vin-supply = <&tps65090_dcdc1_reg>;
  1092. };
  1093. vdd_hdmi_reg: regulator@5 {
  1094. compatible = "regulator-fixed";
  1095. reg = <5>;
  1096. regulator-name = "vdd_hdmi_5v0";
  1097. regulator-min-microvolt = <5000000>;
  1098. regulator-max-microvolt = <5000000>;
  1099. enable-active-high;
  1100. gpio = <&gpio TEGRA_GPIO(K, 1) GPIO_ACTIVE_HIGH>;
  1101. vin-supply = <&tps65090_dcdc1_reg>;
  1102. };
  1103. vdd_cam_1v8_reg: regulator@6 {
  1104. compatible = "regulator-fixed";
  1105. reg = <6>;
  1106. regulator-name = "vdd_cam_1v8_reg";
  1107. regulator-min-microvolt = <1800000>;
  1108. regulator-max-microvolt = <1800000>;
  1109. enable-active-high;
  1110. gpio = <&palmas_gpio 6 0>;
  1111. };
  1112. };
  1113. sound {
  1114. compatible = "nvidia,tegra-audio-rt5640-dalmore",
  1115. "nvidia,tegra-audio-rt5640";
  1116. nvidia,model = "NVIDIA Tegra Dalmore";
  1117. nvidia,audio-routing =
  1118. "Headphones", "HPOR",
  1119. "Headphones", "HPOL",
  1120. "Speakers", "SPORP",
  1121. "Speakers", "SPORN",
  1122. "Speakers", "SPOLP",
  1123. "Speakers", "SPOLN",
  1124. "Mic Jack", "MICBIAS1",
  1125. "IN2P", "Mic Jack";
  1126. nvidia,i2s-controller = <&tegra_i2s1>;
  1127. nvidia,audio-codec = <&rt5640>;
  1128. nvidia,hp-det-gpios = <&gpio TEGRA_GPIO(R, 7) GPIO_ACTIVE_HIGH>;
  1129. clocks = <&tegra_car TEGRA114_CLK_PLL_A>,
  1130. <&tegra_car TEGRA114_CLK_PLL_A_OUT0>,
  1131. <&tegra_car TEGRA114_CLK_EXTERN1>;
  1132. clock-names = "pll_a", "pll_a_out0", "mclk";
  1133. };
  1134. };