i2c-ibm_iic.h 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124
  1. /*
  2. * drivers/i2c/i2c-ibm_iic.h
  3. *
  4. * Support for the IIC peripheral on IBM PPC 4xx
  5. *
  6. * Copyright (c) 2003 Zultys Technologies.
  7. * Eugene Surovegin <eugene.surovegin@zultys.com> or <ebs@ebshome.net>
  8. *
  9. * Based on original work by
  10. * Ian DaSilva <idasilva@mvista.com>
  11. * Armin Kuster <akuster@mvista.com>
  12. * Matt Porter <mporter@mvista.com>
  13. *
  14. * Copyright 2000-2003 MontaVista Software Inc.
  15. *
  16. * This program is free software; you can redistribute it and/or modify it
  17. * under the terms of the GNU General Public License as published by the
  18. * Free Software Foundation; either version 2 of the License, or (at your
  19. * option) any later version.
  20. *
  21. */
  22. #ifndef __I2C_IBM_IIC_H_
  23. #define __I2C_IBM_IIC_H_
  24. #include <linux/config.h>
  25. #include <linux/i2c.h>
  26. struct iic_regs {
  27. u16 mdbuf;
  28. u16 sbbuf;
  29. u8 lmadr;
  30. u8 hmadr;
  31. u8 cntl;
  32. u8 mdcntl;
  33. u8 sts;
  34. u8 extsts;
  35. u8 lsadr;
  36. u8 hsadr;
  37. u8 clkdiv;
  38. u8 intmsk;
  39. u8 xfrcnt;
  40. u8 xtcntlss;
  41. u8 directcntl;
  42. };
  43. struct ibm_iic_private {
  44. struct i2c_adapter adap;
  45. volatile struct iic_regs __iomem *vaddr;
  46. wait_queue_head_t wq;
  47. int idx;
  48. int irq;
  49. int fast_mode;
  50. u8 clckdiv;
  51. };
  52. /* IICx_CNTL register */
  53. #define CNTL_HMT 0x80
  54. #define CNTL_AMD 0x40
  55. #define CNTL_TCT_MASK 0x30
  56. #define CNTL_TCT_SHIFT 4
  57. #define CNTL_RPST 0x08
  58. #define CNTL_CHT 0x04
  59. #define CNTL_RW 0x02
  60. #define CNTL_PT 0x01
  61. /* IICx_MDCNTL register */
  62. #define MDCNTL_FSDB 0x80
  63. #define MDCNTL_FMDB 0x40
  64. #define MDCNTL_EGC 0x20
  65. #define MDCNTL_FSM 0x10
  66. #define MDCNTL_ESM 0x08
  67. #define MDCNTL_EINT 0x04
  68. #define MDCNTL_EUBS 0x02
  69. #define MDCNTL_HSCL 0x01
  70. /* IICx_STS register */
  71. #define STS_SSS 0x80
  72. #define STS_SLPR 0x40
  73. #define STS_MDBS 0x20
  74. #define STS_MDBF 0x10
  75. #define STS_SCMP 0x08
  76. #define STS_ERR 0x04
  77. #define STS_IRQA 0x02
  78. #define STS_PT 0x01
  79. /* IICx_EXTSTS register */
  80. #define EXTSTS_IRQP 0x80
  81. #define EXTSTS_BCS_MASK 0x70
  82. #define EXTSTS_BCS_FREE 0x40
  83. #define EXTSTS_IRQD 0x08
  84. #define EXTSTS_LA 0x04
  85. #define EXTSTS_ICT 0x02
  86. #define EXTSTS_XFRA 0x01
  87. /* IICx_INTRMSK register */
  88. #define INTRMSK_EIRC 0x80
  89. #define INTRMSK_EIRS 0x40
  90. #define INTRMSK_EIWC 0x20
  91. #define INTRMSK_EIWS 0x10
  92. #define INTRMSK_EIHE 0x08
  93. #define INTRMSK_EIIC 0x04
  94. #define INTRMSK_EITA 0x02
  95. #define INTRMSK_EIMTC 0x01
  96. /* IICx_XFRCNT register */
  97. #define XFRCNT_MTC_MASK 0x07
  98. /* IICx_XTCNTLSS register */
  99. #define XTCNTLSS_SRC 0x80
  100. #define XTCNTLSS_SRS 0x40
  101. #define XTCNTLSS_SWC 0x20
  102. #define XTCNTLSS_SWS 0x10
  103. #define XTCNTLSS_SRST 0x01
  104. /* IICx_DIRECTCNTL register */
  105. #define DIRCNTL_SDAC 0x08
  106. #define DIRCNTL_SCC 0x04
  107. #define DIRCNTL_MSDA 0x02
  108. #define DIRCNTL_MSC 0x01
  109. /* Check if we really control the I2C bus and bus is free */
  110. #define DIRCTNL_FREE(v) (((v) & 0x0f) == 0x0f)
  111. #endif /* __I2C_IBM_IIC_H_ */