pm.c 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227
  1. /*
  2. * PXA250/210 Power Management Routines
  3. *
  4. * Original code for the SA11x0:
  5. * Copyright (c) 2001 Cliff Brake <cbrake@accelent.com>
  6. *
  7. * Modified for the PXA250 by Nicolas Pitre:
  8. * Copyright (c) 2002 Monta Vista Software, Inc.
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License.
  12. */
  13. #include <linux/config.h>
  14. #include <linux/init.h>
  15. #include <linux/suspend.h>
  16. #include <linux/errno.h>
  17. #include <linux/time.h>
  18. #include <asm/hardware.h>
  19. #include <asm/memory.h>
  20. #include <asm/system.h>
  21. #include <asm/arch/pxa-regs.h>
  22. #include <asm/arch/lubbock.h>
  23. #include <asm/mach/time.h>
  24. /*
  25. * Debug macros
  26. */
  27. #undef DEBUG
  28. extern void pxa_cpu_suspend(void);
  29. extern void pxa_cpu_resume(void);
  30. #define SAVE(x) sleep_save[SLEEP_SAVE_##x] = x
  31. #define RESTORE(x) x = sleep_save[SLEEP_SAVE_##x]
  32. #define RESTORE_GPLEVEL(n) do { \
  33. GPSR##n = sleep_save[SLEEP_SAVE_GPLR##n]; \
  34. GPCR##n = ~sleep_save[SLEEP_SAVE_GPLR##n]; \
  35. } while (0)
  36. /*
  37. * List of global PXA peripheral registers to preserve.
  38. * More ones like CP and general purpose register values are preserved
  39. * with the stack pointer in sleep.S.
  40. */
  41. enum { SLEEP_SAVE_START = 0,
  42. SLEEP_SAVE_GPLR0, SLEEP_SAVE_GPLR1, SLEEP_SAVE_GPLR2, SLEEP_SAVE_GPLR3,
  43. SLEEP_SAVE_GPDR0, SLEEP_SAVE_GPDR1, SLEEP_SAVE_GPDR2, SLEEP_SAVE_GPDR3,
  44. SLEEP_SAVE_GRER0, SLEEP_SAVE_GRER1, SLEEP_SAVE_GRER2, SLEEP_SAVE_GRER3,
  45. SLEEP_SAVE_GFER0, SLEEP_SAVE_GFER1, SLEEP_SAVE_GFER2, SLEEP_SAVE_GFER3,
  46. SLEEP_SAVE_PGSR0, SLEEP_SAVE_PGSR1, SLEEP_SAVE_PGSR2, SLEEP_SAVE_PGSR3,
  47. SLEEP_SAVE_GAFR0_L, SLEEP_SAVE_GAFR0_U,
  48. SLEEP_SAVE_GAFR1_L, SLEEP_SAVE_GAFR1_U,
  49. SLEEP_SAVE_GAFR2_L, SLEEP_SAVE_GAFR2_U,
  50. SLEEP_SAVE_GAFR3_L, SLEEP_SAVE_GAFR3_U,
  51. SLEEP_SAVE_PSTR,
  52. SLEEP_SAVE_ICMR,
  53. SLEEP_SAVE_CKEN,
  54. SLEEP_SAVE_CKSUM,
  55. SLEEP_SAVE_SIZE
  56. };
  57. static int pxa_pm_enter(suspend_state_t state)
  58. {
  59. unsigned long sleep_save[SLEEP_SAVE_SIZE];
  60. unsigned long checksum = 0;
  61. struct timespec delta, rtc;
  62. int i;
  63. if (state != PM_SUSPEND_MEM)
  64. return -EINVAL;
  65. #ifdef CONFIG_IWMMXT
  66. /* force any iWMMXt context to ram **/
  67. iwmmxt_task_disable(NULL);
  68. #endif
  69. /* preserve current time */
  70. rtc.tv_sec = RCNR;
  71. rtc.tv_nsec = 0;
  72. save_time_delta(&delta, &rtc);
  73. SAVE(GPLR0); SAVE(GPLR1); SAVE(GPLR2);
  74. SAVE(GPDR0); SAVE(GPDR1); SAVE(GPDR2);
  75. SAVE(GRER0); SAVE(GRER1); SAVE(GRER2);
  76. SAVE(GFER0); SAVE(GFER1); SAVE(GFER2);
  77. SAVE(PGSR0); SAVE(PGSR1); SAVE(PGSR2);
  78. SAVE(GAFR0_L); SAVE(GAFR0_U);
  79. SAVE(GAFR1_L); SAVE(GAFR1_U);
  80. SAVE(GAFR2_L); SAVE(GAFR2_U);
  81. #ifdef CONFIG_PXA27x
  82. SAVE(GPLR3); SAVE(GPDR3); SAVE(GRER3); SAVE(GFER3); SAVE(PGSR3);
  83. SAVE(GAFR3_L); SAVE(GAFR3_U);
  84. #endif
  85. SAVE(ICMR);
  86. ICMR = 0;
  87. SAVE(CKEN);
  88. CKEN = 0;
  89. SAVE(PSTR);
  90. /* Note: wake up source are set up in each machine specific files */
  91. /* clear GPIO transition detect bits */
  92. GEDR0 = GEDR0; GEDR1 = GEDR1; GEDR2 = GEDR2;
  93. #ifdef CONFIG_PXA27x
  94. GEDR3 = GEDR3;
  95. #endif
  96. /* Clear sleep reset status */
  97. RCSR = RCSR_SMR;
  98. /* set resume return address */
  99. PSPR = virt_to_phys(pxa_cpu_resume);
  100. /* before sleeping, calculate and save a checksum */
  101. for (i = 0; i < SLEEP_SAVE_SIZE - 1; i++)
  102. checksum += sleep_save[i];
  103. sleep_save[SLEEP_SAVE_CKSUM] = checksum;
  104. /* *** go zzz *** */
  105. pxa_cpu_suspend();
  106. /* after sleeping, validate the checksum */
  107. checksum = 0;
  108. for (i = 0; i < SLEEP_SAVE_SIZE - 1; i++)
  109. checksum += sleep_save[i];
  110. /* if invalid, display message and wait for a hardware reset */
  111. if (checksum != sleep_save[SLEEP_SAVE_CKSUM]) {
  112. #ifdef CONFIG_ARCH_LUBBOCK
  113. LUB_HEXLED = 0xbadbadc5;
  114. #endif
  115. while (1)
  116. pxa_cpu_suspend();
  117. }
  118. /* ensure not to come back here if it wasn't intended */
  119. PSPR = 0;
  120. /* restore registers */
  121. RESTORE(GAFR0_L); RESTORE(GAFR0_U);
  122. RESTORE(GAFR1_L); RESTORE(GAFR1_U);
  123. RESTORE(GAFR2_L); RESTORE(GAFR2_U);
  124. RESTORE_GPLEVEL(0); RESTORE_GPLEVEL(1); RESTORE_GPLEVEL(2);
  125. RESTORE(GPDR0); RESTORE(GPDR1); RESTORE(GPDR2);
  126. RESTORE(GRER0); RESTORE(GRER1); RESTORE(GRER2);
  127. RESTORE(GFER0); RESTORE(GFER1); RESTORE(GFER2);
  128. RESTORE(PGSR0); RESTORE(PGSR1); RESTORE(PGSR2);
  129. #ifdef CONFIG_PXA27x
  130. RESTORE(GAFR3_L); RESTORE(GAFR3_U); RESTORE_GPLEVEL(3);
  131. RESTORE(GPDR3); RESTORE(GRER3); RESTORE(GFER3); RESTORE(PGSR3);
  132. #endif
  133. PSSR = PSSR_RDH | PSSR_PH;
  134. RESTORE(CKEN);
  135. ICLR = 0;
  136. ICCR = 1;
  137. RESTORE(ICMR);
  138. RESTORE(PSTR);
  139. /* restore current time */
  140. rtc.tv_sec = RCNR;
  141. restore_time_delta(&delta, &rtc);
  142. #ifdef DEBUG
  143. printk(KERN_DEBUG "*** made it back from resume\n");
  144. #endif
  145. return 0;
  146. }
  147. unsigned long sleep_phys_sp(void *sp)
  148. {
  149. return virt_to_phys(sp);
  150. }
  151. /*
  152. * Called after processes are frozen, but before we shut down devices.
  153. */
  154. static int pxa_pm_prepare(suspend_state_t state)
  155. {
  156. return 0;
  157. }
  158. /*
  159. * Called after devices are re-setup, but before processes are thawed.
  160. */
  161. static int pxa_pm_finish(suspend_state_t state)
  162. {
  163. return 0;
  164. }
  165. /*
  166. * Set to PM_DISK_FIRMWARE so we can quickly veto suspend-to-disk.
  167. */
  168. static struct pm_ops pxa_pm_ops = {
  169. .pm_disk_mode = PM_DISK_FIRMWARE,
  170. .prepare = pxa_pm_prepare,
  171. .enter = pxa_pm_enter,
  172. .finish = pxa_pm_finish,
  173. };
  174. static int __init pxa_pm_init(void)
  175. {
  176. pm_set_ops(&pxa_pm_ops);
  177. return 0;
  178. }
  179. late_initcall(pxa_pm_init);