omap_hwmod.c 110 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879
  1. /*
  2. * omap_hwmod implementation for OMAP2/3/4
  3. *
  4. * Copyright (C) 2009-2011 Nokia Corporation
  5. * Copyright (C) 2011-2012 Texas Instruments, Inc.
  6. *
  7. * Paul Walmsley, Benoît Cousson, Kevin Hilman
  8. *
  9. * Created in collaboration with (alphabetical order): Thara Gopinath,
  10. * Tony Lindgren, Rajendra Nayak, Vikram Pandita, Sakari Poussa, Anand
  11. * Sawant, Santosh Shilimkar, Richard Woodruff
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License version 2 as
  15. * published by the Free Software Foundation.
  16. *
  17. * Introduction
  18. * ------------
  19. * One way to view an OMAP SoC is as a collection of largely unrelated
  20. * IP blocks connected by interconnects. The IP blocks include
  21. * devices such as ARM processors, audio serial interfaces, UARTs,
  22. * etc. Some of these devices, like the DSP, are created by TI;
  23. * others, like the SGX, largely originate from external vendors. In
  24. * TI's documentation, on-chip devices are referred to as "OMAP
  25. * modules." Some of these IP blocks are identical across several
  26. * OMAP versions. Others are revised frequently.
  27. *
  28. * These OMAP modules are tied together by various interconnects.
  29. * Most of the address and data flow between modules is via OCP-based
  30. * interconnects such as the L3 and L4 buses; but there are other
  31. * interconnects that distribute the hardware clock tree, handle idle
  32. * and reset signaling, supply power, and connect the modules to
  33. * various pads or balls on the OMAP package.
  34. *
  35. * OMAP hwmod provides a consistent way to describe the on-chip
  36. * hardware blocks and their integration into the rest of the chip.
  37. * This description can be automatically generated from the TI
  38. * hardware database. OMAP hwmod provides a standard, consistent API
  39. * to reset, enable, idle, and disable these hardware blocks. And
  40. * hwmod provides a way for other core code, such as the Linux device
  41. * code or the OMAP power management and address space mapping code,
  42. * to query the hardware database.
  43. *
  44. * Using hwmod
  45. * -----------
  46. * Drivers won't call hwmod functions directly. That is done by the
  47. * omap_device code, and in rare occasions, by custom integration code
  48. * in arch/arm/ *omap*. The omap_device code includes functions to
  49. * build a struct platform_device using omap_hwmod data, and that is
  50. * currently how hwmod data is communicated to drivers and to the
  51. * Linux driver model. Most drivers will call omap_hwmod functions only
  52. * indirectly, via pm_runtime*() functions.
  53. *
  54. * From a layering perspective, here is where the OMAP hwmod code
  55. * fits into the kernel software stack:
  56. *
  57. * +-------------------------------+
  58. * | Device driver code |
  59. * | (e.g., drivers/) |
  60. * +-------------------------------+
  61. * | Linux driver model |
  62. * | (platform_device / |
  63. * | platform_driver data/code) |
  64. * +-------------------------------+
  65. * | OMAP core-driver integration |
  66. * |(arch/arm/mach-omap2/devices.c)|
  67. * +-------------------------------+
  68. * | omap_device code |
  69. * | (../plat-omap/omap_device.c) |
  70. * +-------------------------------+
  71. * ----> | omap_hwmod code/data | <-----
  72. * | (../mach-omap2/omap_hwmod*) |
  73. * +-------------------------------+
  74. * | OMAP clock/PRCM/register fns |
  75. * | (__raw_{read,write}l, clk*) |
  76. * +-------------------------------+
  77. *
  78. * Device drivers should not contain any OMAP-specific code or data in
  79. * them. They should only contain code to operate the IP block that
  80. * the driver is responsible for. This is because these IP blocks can
  81. * also appear in other SoCs, either from TI (such as DaVinci) or from
  82. * other manufacturers; and drivers should be reusable across other
  83. * platforms.
  84. *
  85. * The OMAP hwmod code also will attempt to reset and idle all on-chip
  86. * devices upon boot. The goal here is for the kernel to be
  87. * completely self-reliant and independent from bootloaders. This is
  88. * to ensure a repeatable configuration, both to ensure consistent
  89. * runtime behavior, and to make it easier for others to reproduce
  90. * bugs.
  91. *
  92. * OMAP module activity states
  93. * ---------------------------
  94. * The hwmod code considers modules to be in one of several activity
  95. * states. IP blocks start out in an UNKNOWN state, then once they
  96. * are registered via the hwmod code, proceed to the REGISTERED state.
  97. * Once their clock names are resolved to clock pointers, the module
  98. * enters the CLKS_INITED state; and finally, once the module has been
  99. * reset and the integration registers programmed, the INITIALIZED state
  100. * is entered. The hwmod code will then place the module into either
  101. * the IDLE state to save power, or in the case of a critical system
  102. * module, the ENABLED state.
  103. *
  104. * OMAP core integration code can then call omap_hwmod*() functions
  105. * directly to move the module between the IDLE, ENABLED, and DISABLED
  106. * states, as needed. This is done during both the PM idle loop, and
  107. * in the OMAP core integration code's implementation of the PM runtime
  108. * functions.
  109. *
  110. * References
  111. * ----------
  112. * This is a partial list.
  113. * - OMAP2420 Multimedia Processor Silicon Revision 2.1.1, 2.2 (SWPU064)
  114. * - OMAP2430 Multimedia Device POP Silicon Revision 2.1 (SWPU090)
  115. * - OMAP34xx Multimedia Device Silicon Revision 3.1 (SWPU108)
  116. * - OMAP4430 Multimedia Device Silicon Revision 1.0 (SWPU140)
  117. * - Open Core Protocol Specification 2.2
  118. *
  119. * To do:
  120. * - handle IO mapping
  121. * - bus throughput & module latency measurement code
  122. *
  123. * XXX add tests at the beginning of each function to ensure the hwmod is
  124. * in the appropriate state
  125. * XXX error return values should be checked to ensure that they are
  126. * appropriate
  127. */
  128. #undef DEBUG
  129. #include <linux/kernel.h>
  130. #include <linux/errno.h>
  131. #include <linux/io.h>
  132. #include <linux/clk.h>
  133. #include <linux/delay.h>
  134. #include <linux/err.h>
  135. #include <linux/list.h>
  136. #include <linux/mutex.h>
  137. #include <linux/spinlock.h>
  138. #include <linux/slab.h>
  139. #include <linux/bootmem.h>
  140. #include <plat/clock.h>
  141. #include <plat/omap_hwmod.h>
  142. #include <plat/prcm.h>
  143. #include "soc.h"
  144. #include "common.h"
  145. #include "clockdomain.h"
  146. #include "powerdomain.h"
  147. #include "cm2xxx_3xxx.h"
  148. #include "cminst44xx.h"
  149. #include "cm33xx.h"
  150. #include "prm2xxx_3xxx.h"
  151. #include "prm44xx.h"
  152. #include "prm33xx.h"
  153. #include "prminst44xx.h"
  154. #include "mux.h"
  155. #include "pm.h"
  156. /* Maximum microseconds to wait for OMAP module to softreset */
  157. #define MAX_MODULE_SOFTRESET_WAIT 10000
  158. /* Name of the OMAP hwmod for the MPU */
  159. #define MPU_INITIATOR_NAME "mpu"
  160. /*
  161. * Number of struct omap_hwmod_link records per struct
  162. * omap_hwmod_ocp_if record (master->slave and slave->master)
  163. */
  164. #define LINKS_PER_OCP_IF 2
  165. /**
  166. * struct omap_hwmod_soc_ops - fn ptrs for some SoC-specific operations
  167. * @enable_module: function to enable a module (via MODULEMODE)
  168. * @disable_module: function to disable a module (via MODULEMODE)
  169. *
  170. * XXX Eventually this functionality will be hidden inside the PRM/CM
  171. * device drivers. Until then, this should avoid huge blocks of cpu_is_*()
  172. * conditionals in this code.
  173. */
  174. struct omap_hwmod_soc_ops {
  175. void (*enable_module)(struct omap_hwmod *oh);
  176. int (*disable_module)(struct omap_hwmod *oh);
  177. int (*wait_target_ready)(struct omap_hwmod *oh);
  178. int (*assert_hardreset)(struct omap_hwmod *oh,
  179. struct omap_hwmod_rst_info *ohri);
  180. int (*deassert_hardreset)(struct omap_hwmod *oh,
  181. struct omap_hwmod_rst_info *ohri);
  182. int (*is_hardreset_asserted)(struct omap_hwmod *oh,
  183. struct omap_hwmod_rst_info *ohri);
  184. int (*init_clkdm)(struct omap_hwmod *oh);
  185. };
  186. /* soc_ops: adapts the omap_hwmod code to the currently-booted SoC */
  187. static struct omap_hwmod_soc_ops soc_ops;
  188. /* omap_hwmod_list contains all registered struct omap_hwmods */
  189. static LIST_HEAD(omap_hwmod_list);
  190. /* mpu_oh: used to add/remove MPU initiator from sleepdep list */
  191. static struct omap_hwmod *mpu_oh;
  192. /* io_chain_lock: used to serialize reconfigurations of the I/O chain */
  193. static DEFINE_SPINLOCK(io_chain_lock);
  194. /*
  195. * linkspace: ptr to a buffer that struct omap_hwmod_link records are
  196. * allocated from - used to reduce the number of small memory
  197. * allocations, which has a significant impact on performance
  198. */
  199. static struct omap_hwmod_link *linkspace;
  200. /*
  201. * free_ls, max_ls: array indexes into linkspace; representing the
  202. * next free struct omap_hwmod_link index, and the maximum number of
  203. * struct omap_hwmod_link records allocated (respectively)
  204. */
  205. static unsigned short free_ls, max_ls, ls_supp;
  206. /* inited: set to true once the hwmod code is initialized */
  207. static bool inited;
  208. /* Private functions */
  209. /**
  210. * _fetch_next_ocp_if - return the next OCP interface in a list
  211. * @p: ptr to a ptr to the list_head inside the ocp_if to return
  212. * @i: pointer to the index of the element pointed to by @p in the list
  213. *
  214. * Return a pointer to the struct omap_hwmod_ocp_if record
  215. * containing the struct list_head pointed to by @p, and increment
  216. * @p such that a future call to this routine will return the next
  217. * record.
  218. */
  219. static struct omap_hwmod_ocp_if *_fetch_next_ocp_if(struct list_head **p,
  220. int *i)
  221. {
  222. struct omap_hwmod_ocp_if *oi;
  223. oi = list_entry(*p, struct omap_hwmod_link, node)->ocp_if;
  224. *p = (*p)->next;
  225. *i = *i + 1;
  226. return oi;
  227. }
  228. /**
  229. * _update_sysc_cache - return the module OCP_SYSCONFIG register, keep copy
  230. * @oh: struct omap_hwmod *
  231. *
  232. * Load the current value of the hwmod OCP_SYSCONFIG register into the
  233. * struct omap_hwmod for later use. Returns -EINVAL if the hwmod has no
  234. * OCP_SYSCONFIG register or 0 upon success.
  235. */
  236. static int _update_sysc_cache(struct omap_hwmod *oh)
  237. {
  238. if (!oh->class->sysc) {
  239. WARN(1, "omap_hwmod: %s: cannot read OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name);
  240. return -EINVAL;
  241. }
  242. /* XXX ensure module interface clock is up */
  243. oh->_sysc_cache = omap_hwmod_read(oh, oh->class->sysc->sysc_offs);
  244. if (!(oh->class->sysc->sysc_flags & SYSC_NO_CACHE))
  245. oh->_int_flags |= _HWMOD_SYSCONFIG_LOADED;
  246. return 0;
  247. }
  248. /**
  249. * _write_sysconfig - write a value to the module's OCP_SYSCONFIG register
  250. * @v: OCP_SYSCONFIG value to write
  251. * @oh: struct omap_hwmod *
  252. *
  253. * Write @v into the module class' OCP_SYSCONFIG register, if it has
  254. * one. No return value.
  255. */
  256. static void _write_sysconfig(u32 v, struct omap_hwmod *oh)
  257. {
  258. if (!oh->class->sysc) {
  259. WARN(1, "omap_hwmod: %s: cannot write OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name);
  260. return;
  261. }
  262. /* XXX ensure module interface clock is up */
  263. /* Module might have lost context, always update cache and register */
  264. oh->_sysc_cache = v;
  265. omap_hwmod_write(v, oh, oh->class->sysc->sysc_offs);
  266. }
  267. /**
  268. * _set_master_standbymode: set the OCP_SYSCONFIG MIDLEMODE field in @v
  269. * @oh: struct omap_hwmod *
  270. * @standbymode: MIDLEMODE field bits
  271. * @v: pointer to register contents to modify
  272. *
  273. * Update the master standby mode bits in @v to be @standbymode for
  274. * the @oh hwmod. Does not write to the hardware. Returns -EINVAL
  275. * upon error or 0 upon success.
  276. */
  277. static int _set_master_standbymode(struct omap_hwmod *oh, u8 standbymode,
  278. u32 *v)
  279. {
  280. u32 mstandby_mask;
  281. u8 mstandby_shift;
  282. if (!oh->class->sysc ||
  283. !(oh->class->sysc->sysc_flags & SYSC_HAS_MIDLEMODE))
  284. return -EINVAL;
  285. if (!oh->class->sysc->sysc_fields) {
  286. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  287. return -EINVAL;
  288. }
  289. mstandby_shift = oh->class->sysc->sysc_fields->midle_shift;
  290. mstandby_mask = (0x3 << mstandby_shift);
  291. *v &= ~mstandby_mask;
  292. *v |= __ffs(standbymode) << mstandby_shift;
  293. return 0;
  294. }
  295. /**
  296. * _set_slave_idlemode: set the OCP_SYSCONFIG SIDLEMODE field in @v
  297. * @oh: struct omap_hwmod *
  298. * @idlemode: SIDLEMODE field bits
  299. * @v: pointer to register contents to modify
  300. *
  301. * Update the slave idle mode bits in @v to be @idlemode for the @oh
  302. * hwmod. Does not write to the hardware. Returns -EINVAL upon error
  303. * or 0 upon success.
  304. */
  305. static int _set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode, u32 *v)
  306. {
  307. u32 sidle_mask;
  308. u8 sidle_shift;
  309. if (!oh->class->sysc ||
  310. !(oh->class->sysc->sysc_flags & SYSC_HAS_SIDLEMODE))
  311. return -EINVAL;
  312. if (!oh->class->sysc->sysc_fields) {
  313. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  314. return -EINVAL;
  315. }
  316. sidle_shift = oh->class->sysc->sysc_fields->sidle_shift;
  317. sidle_mask = (0x3 << sidle_shift);
  318. *v &= ~sidle_mask;
  319. *v |= __ffs(idlemode) << sidle_shift;
  320. return 0;
  321. }
  322. /**
  323. * _set_clockactivity: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v
  324. * @oh: struct omap_hwmod *
  325. * @clockact: CLOCKACTIVITY field bits
  326. * @v: pointer to register contents to modify
  327. *
  328. * Update the clockactivity mode bits in @v to be @clockact for the
  329. * @oh hwmod. Used for additional powersaving on some modules. Does
  330. * not write to the hardware. Returns -EINVAL upon error or 0 upon
  331. * success.
  332. */
  333. static int _set_clockactivity(struct omap_hwmod *oh, u8 clockact, u32 *v)
  334. {
  335. u32 clkact_mask;
  336. u8 clkact_shift;
  337. if (!oh->class->sysc ||
  338. !(oh->class->sysc->sysc_flags & SYSC_HAS_CLOCKACTIVITY))
  339. return -EINVAL;
  340. if (!oh->class->sysc->sysc_fields) {
  341. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  342. return -EINVAL;
  343. }
  344. clkact_shift = oh->class->sysc->sysc_fields->clkact_shift;
  345. clkact_mask = (0x3 << clkact_shift);
  346. *v &= ~clkact_mask;
  347. *v |= clockact << clkact_shift;
  348. return 0;
  349. }
  350. /**
  351. * _set_softreset: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v
  352. * @oh: struct omap_hwmod *
  353. * @v: pointer to register contents to modify
  354. *
  355. * Set the SOFTRESET bit in @v for hwmod @oh. Returns -EINVAL upon
  356. * error or 0 upon success.
  357. */
  358. static int _set_softreset(struct omap_hwmod *oh, u32 *v)
  359. {
  360. u32 softrst_mask;
  361. if (!oh->class->sysc ||
  362. !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET))
  363. return -EINVAL;
  364. if (!oh->class->sysc->sysc_fields) {
  365. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  366. return -EINVAL;
  367. }
  368. softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift);
  369. *v |= softrst_mask;
  370. return 0;
  371. }
  372. /**
  373. * _set_dmadisable: set OCP_SYSCONFIG.DMADISABLE bit in @v
  374. * @oh: struct omap_hwmod *
  375. *
  376. * The DMADISABLE bit is a semi-automatic bit present in sysconfig register
  377. * of some modules. When the DMA must perform read/write accesses, the
  378. * DMADISABLE bit is cleared by the hardware. But when the DMA must stop
  379. * for power management, software must set the DMADISABLE bit back to 1.
  380. *
  381. * Set the DMADISABLE bit in @v for hwmod @oh. Returns -EINVAL upon
  382. * error or 0 upon success.
  383. */
  384. static int _set_dmadisable(struct omap_hwmod *oh)
  385. {
  386. u32 v;
  387. u32 dmadisable_mask;
  388. if (!oh->class->sysc ||
  389. !(oh->class->sysc->sysc_flags & SYSC_HAS_DMADISABLE))
  390. return -EINVAL;
  391. if (!oh->class->sysc->sysc_fields) {
  392. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  393. return -EINVAL;
  394. }
  395. /* clocks must be on for this operation */
  396. if (oh->_state != _HWMOD_STATE_ENABLED) {
  397. pr_warn("omap_hwmod: %s: dma can be disabled only from enabled state\n", oh->name);
  398. return -EINVAL;
  399. }
  400. pr_debug("omap_hwmod: %s: setting DMADISABLE\n", oh->name);
  401. v = oh->_sysc_cache;
  402. dmadisable_mask =
  403. (0x1 << oh->class->sysc->sysc_fields->dmadisable_shift);
  404. v |= dmadisable_mask;
  405. _write_sysconfig(v, oh);
  406. return 0;
  407. }
  408. /**
  409. * _set_module_autoidle: set the OCP_SYSCONFIG AUTOIDLE field in @v
  410. * @oh: struct omap_hwmod *
  411. * @autoidle: desired AUTOIDLE bitfield value (0 or 1)
  412. * @v: pointer to register contents to modify
  413. *
  414. * Update the module autoidle bit in @v to be @autoidle for the @oh
  415. * hwmod. The autoidle bit controls whether the module can gate
  416. * internal clocks automatically when it isn't doing anything; the
  417. * exact function of this bit varies on a per-module basis. This
  418. * function does not write to the hardware. Returns -EINVAL upon
  419. * error or 0 upon success.
  420. */
  421. static int _set_module_autoidle(struct omap_hwmod *oh, u8 autoidle,
  422. u32 *v)
  423. {
  424. u32 autoidle_mask;
  425. u8 autoidle_shift;
  426. if (!oh->class->sysc ||
  427. !(oh->class->sysc->sysc_flags & SYSC_HAS_AUTOIDLE))
  428. return -EINVAL;
  429. if (!oh->class->sysc->sysc_fields) {
  430. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  431. return -EINVAL;
  432. }
  433. autoidle_shift = oh->class->sysc->sysc_fields->autoidle_shift;
  434. autoidle_mask = (0x1 << autoidle_shift);
  435. *v &= ~autoidle_mask;
  436. *v |= autoidle << autoidle_shift;
  437. return 0;
  438. }
  439. /**
  440. * _set_idle_ioring_wakeup - enable/disable IO pad wakeup on hwmod idle for mux
  441. * @oh: struct omap_hwmod *
  442. * @set_wake: bool value indicating to set (true) or clear (false) wakeup enable
  443. *
  444. * Set or clear the I/O pad wakeup flag in the mux entries for the
  445. * hwmod @oh. This function changes the @oh->mux->pads_dynamic array
  446. * in memory. If the hwmod is currently idled, and the new idle
  447. * values don't match the previous ones, this function will also
  448. * update the SCM PADCTRL registers. Otherwise, if the hwmod is not
  449. * currently idled, this function won't touch the hardware: the new
  450. * mux settings are written to the SCM PADCTRL registers when the
  451. * hwmod is idled. No return value.
  452. */
  453. static void _set_idle_ioring_wakeup(struct omap_hwmod *oh, bool set_wake)
  454. {
  455. struct omap_device_pad *pad;
  456. bool change = false;
  457. u16 prev_idle;
  458. int j;
  459. if (!oh->mux || !oh->mux->enabled)
  460. return;
  461. for (j = 0; j < oh->mux->nr_pads_dynamic; j++) {
  462. pad = oh->mux->pads_dynamic[j];
  463. if (!(pad->flags & OMAP_DEVICE_PAD_WAKEUP))
  464. continue;
  465. prev_idle = pad->idle;
  466. if (set_wake)
  467. pad->idle |= OMAP_WAKEUP_EN;
  468. else
  469. pad->idle &= ~OMAP_WAKEUP_EN;
  470. if (prev_idle != pad->idle)
  471. change = true;
  472. }
  473. if (change && oh->_state == _HWMOD_STATE_IDLE)
  474. omap_hwmod_mux(oh->mux, _HWMOD_STATE_IDLE);
  475. }
  476. /**
  477. * _enable_wakeup: set OCP_SYSCONFIG.ENAWAKEUP bit in the hardware
  478. * @oh: struct omap_hwmod *
  479. *
  480. * Allow the hardware module @oh to send wakeups. Returns -EINVAL
  481. * upon error or 0 upon success.
  482. */
  483. static int _enable_wakeup(struct omap_hwmod *oh, u32 *v)
  484. {
  485. if (!oh->class->sysc ||
  486. !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) ||
  487. (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) ||
  488. (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)))
  489. return -EINVAL;
  490. if (!oh->class->sysc->sysc_fields) {
  491. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  492. return -EINVAL;
  493. }
  494. if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)
  495. *v |= 0x1 << oh->class->sysc->sysc_fields->enwkup_shift;
  496. if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP)
  497. _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
  498. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  499. _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
  500. /* XXX test pwrdm_get_wken for this hwmod's subsystem */
  501. oh->_int_flags |= _HWMOD_WAKEUP_ENABLED;
  502. return 0;
  503. }
  504. /**
  505. * _disable_wakeup: clear OCP_SYSCONFIG.ENAWAKEUP bit in the hardware
  506. * @oh: struct omap_hwmod *
  507. *
  508. * Prevent the hardware module @oh to send wakeups. Returns -EINVAL
  509. * upon error or 0 upon success.
  510. */
  511. static int _disable_wakeup(struct omap_hwmod *oh, u32 *v)
  512. {
  513. if (!oh->class->sysc ||
  514. !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) ||
  515. (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) ||
  516. (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)))
  517. return -EINVAL;
  518. if (!oh->class->sysc->sysc_fields) {
  519. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  520. return -EINVAL;
  521. }
  522. if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)
  523. *v &= ~(0x1 << oh->class->sysc->sysc_fields->enwkup_shift);
  524. if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP)
  525. _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART, v);
  526. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  527. _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART, v);
  528. /* XXX test pwrdm_get_wken for this hwmod's subsystem */
  529. oh->_int_flags &= ~_HWMOD_WAKEUP_ENABLED;
  530. return 0;
  531. }
  532. /**
  533. * _add_initiator_dep: prevent @oh from smart-idling while @init_oh is active
  534. * @oh: struct omap_hwmod *
  535. *
  536. * Prevent the hardware module @oh from entering idle while the
  537. * hardare module initiator @init_oh is active. Useful when a module
  538. * will be accessed by a particular initiator (e.g., if a module will
  539. * be accessed by the IVA, there should be a sleepdep between the IVA
  540. * initiator and the module). Only applies to modules in smart-idle
  541. * mode. If the clockdomain is marked as not needing autodeps, return
  542. * 0 without doing anything. Otherwise, returns -EINVAL upon error or
  543. * passes along clkdm_add_sleepdep() value upon success.
  544. */
  545. static int _add_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
  546. {
  547. if (!oh->_clk)
  548. return -EINVAL;
  549. if (oh->_clk->clkdm && oh->_clk->clkdm->flags & CLKDM_NO_AUTODEPS)
  550. return 0;
  551. return clkdm_add_sleepdep(oh->_clk->clkdm, init_oh->_clk->clkdm);
  552. }
  553. /**
  554. * _del_initiator_dep: allow @oh to smart-idle even if @init_oh is active
  555. * @oh: struct omap_hwmod *
  556. *
  557. * Allow the hardware module @oh to enter idle while the hardare
  558. * module initiator @init_oh is active. Useful when a module will not
  559. * be accessed by a particular initiator (e.g., if a module will not
  560. * be accessed by the IVA, there should be no sleepdep between the IVA
  561. * initiator and the module). Only applies to modules in smart-idle
  562. * mode. If the clockdomain is marked as not needing autodeps, return
  563. * 0 without doing anything. Returns -EINVAL upon error or passes
  564. * along clkdm_del_sleepdep() value upon success.
  565. */
  566. static int _del_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
  567. {
  568. if (!oh->_clk)
  569. return -EINVAL;
  570. if (oh->_clk->clkdm && oh->_clk->clkdm->flags & CLKDM_NO_AUTODEPS)
  571. return 0;
  572. return clkdm_del_sleepdep(oh->_clk->clkdm, init_oh->_clk->clkdm);
  573. }
  574. /**
  575. * _init_main_clk - get a struct clk * for the the hwmod's main functional clk
  576. * @oh: struct omap_hwmod *
  577. *
  578. * Called from _init_clocks(). Populates the @oh _clk (main
  579. * functional clock pointer) if a main_clk is present. Returns 0 on
  580. * success or -EINVAL on error.
  581. */
  582. static int _init_main_clk(struct omap_hwmod *oh)
  583. {
  584. int ret = 0;
  585. if (!oh->main_clk)
  586. return 0;
  587. oh->_clk = omap_clk_get_by_name(oh->main_clk);
  588. if (!oh->_clk) {
  589. pr_warning("omap_hwmod: %s: cannot clk_get main_clk %s\n",
  590. oh->name, oh->main_clk);
  591. return -EINVAL;
  592. }
  593. if (!oh->_clk->clkdm)
  594. pr_warning("omap_hwmod: %s: missing clockdomain for %s.\n",
  595. oh->main_clk, oh->_clk->name);
  596. return ret;
  597. }
  598. /**
  599. * _init_interface_clks - get a struct clk * for the the hwmod's interface clks
  600. * @oh: struct omap_hwmod *
  601. *
  602. * Called from _init_clocks(). Populates the @oh OCP slave interface
  603. * clock pointers. Returns 0 on success or -EINVAL on error.
  604. */
  605. static int _init_interface_clks(struct omap_hwmod *oh)
  606. {
  607. struct omap_hwmod_ocp_if *os;
  608. struct list_head *p;
  609. struct clk *c;
  610. int i = 0;
  611. int ret = 0;
  612. p = oh->slave_ports.next;
  613. while (i < oh->slaves_cnt) {
  614. os = _fetch_next_ocp_if(&p, &i);
  615. if (!os->clk)
  616. continue;
  617. c = omap_clk_get_by_name(os->clk);
  618. if (!c) {
  619. pr_warning("omap_hwmod: %s: cannot clk_get interface_clk %s\n",
  620. oh->name, os->clk);
  621. ret = -EINVAL;
  622. }
  623. os->_clk = c;
  624. }
  625. return ret;
  626. }
  627. /**
  628. * _init_opt_clk - get a struct clk * for the the hwmod's optional clocks
  629. * @oh: struct omap_hwmod *
  630. *
  631. * Called from _init_clocks(). Populates the @oh omap_hwmod_opt_clk
  632. * clock pointers. Returns 0 on success or -EINVAL on error.
  633. */
  634. static int _init_opt_clks(struct omap_hwmod *oh)
  635. {
  636. struct omap_hwmod_opt_clk *oc;
  637. struct clk *c;
  638. int i;
  639. int ret = 0;
  640. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++) {
  641. c = omap_clk_get_by_name(oc->clk);
  642. if (!c) {
  643. pr_warning("omap_hwmod: %s: cannot clk_get opt_clk %s\n",
  644. oh->name, oc->clk);
  645. ret = -EINVAL;
  646. }
  647. oc->_clk = c;
  648. }
  649. return ret;
  650. }
  651. /**
  652. * _enable_clocks - enable hwmod main clock and interface clocks
  653. * @oh: struct omap_hwmod *
  654. *
  655. * Enables all clocks necessary for register reads and writes to succeed
  656. * on the hwmod @oh. Returns 0.
  657. */
  658. static int _enable_clocks(struct omap_hwmod *oh)
  659. {
  660. struct omap_hwmod_ocp_if *os;
  661. struct list_head *p;
  662. int i = 0;
  663. pr_debug("omap_hwmod: %s: enabling clocks\n", oh->name);
  664. if (oh->_clk)
  665. clk_enable(oh->_clk);
  666. p = oh->slave_ports.next;
  667. while (i < oh->slaves_cnt) {
  668. os = _fetch_next_ocp_if(&p, &i);
  669. if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
  670. clk_enable(os->_clk);
  671. }
  672. /* The opt clocks are controlled by the device driver. */
  673. return 0;
  674. }
  675. /**
  676. * _disable_clocks - disable hwmod main clock and interface clocks
  677. * @oh: struct omap_hwmod *
  678. *
  679. * Disables the hwmod @oh main functional and interface clocks. Returns 0.
  680. */
  681. static int _disable_clocks(struct omap_hwmod *oh)
  682. {
  683. struct omap_hwmod_ocp_if *os;
  684. struct list_head *p;
  685. int i = 0;
  686. pr_debug("omap_hwmod: %s: disabling clocks\n", oh->name);
  687. if (oh->_clk)
  688. clk_disable(oh->_clk);
  689. p = oh->slave_ports.next;
  690. while (i < oh->slaves_cnt) {
  691. os = _fetch_next_ocp_if(&p, &i);
  692. if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
  693. clk_disable(os->_clk);
  694. }
  695. /* The opt clocks are controlled by the device driver. */
  696. return 0;
  697. }
  698. static void _enable_optional_clocks(struct omap_hwmod *oh)
  699. {
  700. struct omap_hwmod_opt_clk *oc;
  701. int i;
  702. pr_debug("omap_hwmod: %s: enabling optional clocks\n", oh->name);
  703. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
  704. if (oc->_clk) {
  705. pr_debug("omap_hwmod: enable %s:%s\n", oc->role,
  706. oc->_clk->name);
  707. clk_enable(oc->_clk);
  708. }
  709. }
  710. static void _disable_optional_clocks(struct omap_hwmod *oh)
  711. {
  712. struct omap_hwmod_opt_clk *oc;
  713. int i;
  714. pr_debug("omap_hwmod: %s: disabling optional clocks\n", oh->name);
  715. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
  716. if (oc->_clk) {
  717. pr_debug("omap_hwmod: disable %s:%s\n", oc->role,
  718. oc->_clk->name);
  719. clk_disable(oc->_clk);
  720. }
  721. }
  722. /**
  723. * _omap4_enable_module - enable CLKCTRL modulemode on OMAP4
  724. * @oh: struct omap_hwmod *
  725. *
  726. * Enables the PRCM module mode related to the hwmod @oh.
  727. * No return value.
  728. */
  729. static void _omap4_enable_module(struct omap_hwmod *oh)
  730. {
  731. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  732. return;
  733. pr_debug("omap_hwmod: %s: %s: %d\n",
  734. oh->name, __func__, oh->prcm.omap4.modulemode);
  735. omap4_cminst_module_enable(oh->prcm.omap4.modulemode,
  736. oh->clkdm->prcm_partition,
  737. oh->clkdm->cm_inst,
  738. oh->clkdm->clkdm_offs,
  739. oh->prcm.omap4.clkctrl_offs);
  740. }
  741. /**
  742. * _am33xx_enable_module - enable CLKCTRL modulemode on AM33XX
  743. * @oh: struct omap_hwmod *
  744. *
  745. * Enables the PRCM module mode related to the hwmod @oh.
  746. * No return value.
  747. */
  748. static void _am33xx_enable_module(struct omap_hwmod *oh)
  749. {
  750. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  751. return;
  752. pr_debug("omap_hwmod: %s: %s: %d\n",
  753. oh->name, __func__, oh->prcm.omap4.modulemode);
  754. am33xx_cm_module_enable(oh->prcm.omap4.modulemode, oh->clkdm->cm_inst,
  755. oh->clkdm->clkdm_offs,
  756. oh->prcm.omap4.clkctrl_offs);
  757. }
  758. /**
  759. * _omap4_wait_target_disable - wait for a module to be disabled on OMAP4
  760. * @oh: struct omap_hwmod *
  761. *
  762. * Wait for a module @oh to enter slave idle. Returns 0 if the module
  763. * does not have an IDLEST bit or if the module successfully enters
  764. * slave idle; otherwise, pass along the return value of the
  765. * appropriate *_cm*_wait_module_idle() function.
  766. */
  767. static int _omap4_wait_target_disable(struct omap_hwmod *oh)
  768. {
  769. if (!oh || !oh->clkdm)
  770. return -EINVAL;
  771. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  772. return 0;
  773. if (oh->flags & HWMOD_NO_IDLEST)
  774. return 0;
  775. return omap4_cminst_wait_module_idle(oh->clkdm->prcm_partition,
  776. oh->clkdm->cm_inst,
  777. oh->clkdm->clkdm_offs,
  778. oh->prcm.omap4.clkctrl_offs);
  779. }
  780. /**
  781. * _am33xx_wait_target_disable - wait for a module to be disabled on AM33XX
  782. * @oh: struct omap_hwmod *
  783. *
  784. * Wait for a module @oh to enter slave idle. Returns 0 if the module
  785. * does not have an IDLEST bit or if the module successfully enters
  786. * slave idle; otherwise, pass along the return value of the
  787. * appropriate *_cm*_wait_module_idle() function.
  788. */
  789. static int _am33xx_wait_target_disable(struct omap_hwmod *oh)
  790. {
  791. if (!oh)
  792. return -EINVAL;
  793. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  794. return 0;
  795. if (oh->flags & HWMOD_NO_IDLEST)
  796. return 0;
  797. return am33xx_cm_wait_module_idle(oh->clkdm->cm_inst,
  798. oh->clkdm->clkdm_offs,
  799. oh->prcm.omap4.clkctrl_offs);
  800. }
  801. /**
  802. * _count_mpu_irqs - count the number of MPU IRQ lines associated with @oh
  803. * @oh: struct omap_hwmod *oh
  804. *
  805. * Count and return the number of MPU IRQs associated with the hwmod
  806. * @oh. Used to allocate struct resource data. Returns 0 if @oh is
  807. * NULL.
  808. */
  809. static int _count_mpu_irqs(struct omap_hwmod *oh)
  810. {
  811. struct omap_hwmod_irq_info *ohii;
  812. int i = 0;
  813. if (!oh || !oh->mpu_irqs)
  814. return 0;
  815. do {
  816. ohii = &oh->mpu_irqs[i++];
  817. } while (ohii->irq != -1);
  818. return i-1;
  819. }
  820. /**
  821. * _count_sdma_reqs - count the number of SDMA request lines associated with @oh
  822. * @oh: struct omap_hwmod *oh
  823. *
  824. * Count and return the number of SDMA request lines associated with
  825. * the hwmod @oh. Used to allocate struct resource data. Returns 0
  826. * if @oh is NULL.
  827. */
  828. static int _count_sdma_reqs(struct omap_hwmod *oh)
  829. {
  830. struct omap_hwmod_dma_info *ohdi;
  831. int i = 0;
  832. if (!oh || !oh->sdma_reqs)
  833. return 0;
  834. do {
  835. ohdi = &oh->sdma_reqs[i++];
  836. } while (ohdi->dma_req != -1);
  837. return i-1;
  838. }
  839. /**
  840. * _count_ocp_if_addr_spaces - count the number of address space entries for @oh
  841. * @oh: struct omap_hwmod *oh
  842. *
  843. * Count and return the number of address space ranges associated with
  844. * the hwmod @oh. Used to allocate struct resource data. Returns 0
  845. * if @oh is NULL.
  846. */
  847. static int _count_ocp_if_addr_spaces(struct omap_hwmod_ocp_if *os)
  848. {
  849. struct omap_hwmod_addr_space *mem;
  850. int i = 0;
  851. if (!os || !os->addr)
  852. return 0;
  853. do {
  854. mem = &os->addr[i++];
  855. } while (mem->pa_start != mem->pa_end);
  856. return i-1;
  857. }
  858. /**
  859. * _get_mpu_irq_by_name - fetch MPU interrupt line number by name
  860. * @oh: struct omap_hwmod * to operate on
  861. * @name: pointer to the name of the MPU interrupt number to fetch (optional)
  862. * @irq: pointer to an unsigned int to store the MPU IRQ number to
  863. *
  864. * Retrieve a MPU hardware IRQ line number named by @name associated
  865. * with the IP block pointed to by @oh. The IRQ number will be filled
  866. * into the address pointed to by @dma. When @name is non-null, the
  867. * IRQ line number associated with the named entry will be returned.
  868. * If @name is null, the first matching entry will be returned. Data
  869. * order is not meaningful in hwmod data, so callers are strongly
  870. * encouraged to use a non-null @name whenever possible to avoid
  871. * unpredictable effects if hwmod data is later added that causes data
  872. * ordering to change. Returns 0 upon success or a negative error
  873. * code upon error.
  874. */
  875. static int _get_mpu_irq_by_name(struct omap_hwmod *oh, const char *name,
  876. unsigned int *irq)
  877. {
  878. int i;
  879. bool found = false;
  880. if (!oh->mpu_irqs)
  881. return -ENOENT;
  882. i = 0;
  883. while (oh->mpu_irqs[i].irq != -1) {
  884. if (name == oh->mpu_irqs[i].name ||
  885. !strcmp(name, oh->mpu_irqs[i].name)) {
  886. found = true;
  887. break;
  888. }
  889. i++;
  890. }
  891. if (!found)
  892. return -ENOENT;
  893. *irq = oh->mpu_irqs[i].irq;
  894. return 0;
  895. }
  896. /**
  897. * _get_sdma_req_by_name - fetch SDMA request line ID by name
  898. * @oh: struct omap_hwmod * to operate on
  899. * @name: pointer to the name of the SDMA request line to fetch (optional)
  900. * @dma: pointer to an unsigned int to store the request line ID to
  901. *
  902. * Retrieve an SDMA request line ID named by @name on the IP block
  903. * pointed to by @oh. The ID will be filled into the address pointed
  904. * to by @dma. When @name is non-null, the request line ID associated
  905. * with the named entry will be returned. If @name is null, the first
  906. * matching entry will be returned. Data order is not meaningful in
  907. * hwmod data, so callers are strongly encouraged to use a non-null
  908. * @name whenever possible to avoid unpredictable effects if hwmod
  909. * data is later added that causes data ordering to change. Returns 0
  910. * upon success or a negative error code upon error.
  911. */
  912. static int _get_sdma_req_by_name(struct omap_hwmod *oh, const char *name,
  913. unsigned int *dma)
  914. {
  915. int i;
  916. bool found = false;
  917. if (!oh->sdma_reqs)
  918. return -ENOENT;
  919. i = 0;
  920. while (oh->sdma_reqs[i].dma_req != -1) {
  921. if (name == oh->sdma_reqs[i].name ||
  922. !strcmp(name, oh->sdma_reqs[i].name)) {
  923. found = true;
  924. break;
  925. }
  926. i++;
  927. }
  928. if (!found)
  929. return -ENOENT;
  930. *dma = oh->sdma_reqs[i].dma_req;
  931. return 0;
  932. }
  933. /**
  934. * _get_addr_space_by_name - fetch address space start & end by name
  935. * @oh: struct omap_hwmod * to operate on
  936. * @name: pointer to the name of the address space to fetch (optional)
  937. * @pa_start: pointer to a u32 to store the starting address to
  938. * @pa_end: pointer to a u32 to store the ending address to
  939. *
  940. * Retrieve address space start and end addresses for the IP block
  941. * pointed to by @oh. The data will be filled into the addresses
  942. * pointed to by @pa_start and @pa_end. When @name is non-null, the
  943. * address space data associated with the named entry will be
  944. * returned. If @name is null, the first matching entry will be
  945. * returned. Data order is not meaningful in hwmod data, so callers
  946. * are strongly encouraged to use a non-null @name whenever possible
  947. * to avoid unpredictable effects if hwmod data is later added that
  948. * causes data ordering to change. Returns 0 upon success or a
  949. * negative error code upon error.
  950. */
  951. static int _get_addr_space_by_name(struct omap_hwmod *oh, const char *name,
  952. u32 *pa_start, u32 *pa_end)
  953. {
  954. int i, j;
  955. struct omap_hwmod_ocp_if *os;
  956. struct list_head *p = NULL;
  957. bool found = false;
  958. p = oh->slave_ports.next;
  959. i = 0;
  960. while (i < oh->slaves_cnt) {
  961. os = _fetch_next_ocp_if(&p, &i);
  962. if (!os->addr)
  963. return -ENOENT;
  964. j = 0;
  965. while (os->addr[j].pa_start != os->addr[j].pa_end) {
  966. if (name == os->addr[j].name ||
  967. !strcmp(name, os->addr[j].name)) {
  968. found = true;
  969. break;
  970. }
  971. j++;
  972. }
  973. if (found)
  974. break;
  975. }
  976. if (!found)
  977. return -ENOENT;
  978. *pa_start = os->addr[j].pa_start;
  979. *pa_end = os->addr[j].pa_end;
  980. return 0;
  981. }
  982. /**
  983. * _save_mpu_port_index - find and save the index to @oh's MPU port
  984. * @oh: struct omap_hwmod *
  985. *
  986. * Determines the array index of the OCP slave port that the MPU uses
  987. * to address the device, and saves it into the struct omap_hwmod.
  988. * Intended to be called during hwmod registration only. No return
  989. * value.
  990. */
  991. static void __init _save_mpu_port_index(struct omap_hwmod *oh)
  992. {
  993. struct omap_hwmod_ocp_if *os = NULL;
  994. struct list_head *p;
  995. int i = 0;
  996. if (!oh)
  997. return;
  998. oh->_int_flags |= _HWMOD_NO_MPU_PORT;
  999. p = oh->slave_ports.next;
  1000. while (i < oh->slaves_cnt) {
  1001. os = _fetch_next_ocp_if(&p, &i);
  1002. if (os->user & OCP_USER_MPU) {
  1003. oh->_mpu_port = os;
  1004. oh->_int_flags &= ~_HWMOD_NO_MPU_PORT;
  1005. break;
  1006. }
  1007. }
  1008. return;
  1009. }
  1010. /**
  1011. * _find_mpu_rt_port - return omap_hwmod_ocp_if accessible by the MPU
  1012. * @oh: struct omap_hwmod *
  1013. *
  1014. * Given a pointer to a struct omap_hwmod record @oh, return a pointer
  1015. * to the struct omap_hwmod_ocp_if record that is used by the MPU to
  1016. * communicate with the IP block. This interface need not be directly
  1017. * connected to the MPU (and almost certainly is not), but is directly
  1018. * connected to the IP block represented by @oh. Returns a pointer
  1019. * to the struct omap_hwmod_ocp_if * upon success, or returns NULL upon
  1020. * error or if there does not appear to be a path from the MPU to this
  1021. * IP block.
  1022. */
  1023. static struct omap_hwmod_ocp_if *_find_mpu_rt_port(struct omap_hwmod *oh)
  1024. {
  1025. if (!oh || oh->_int_flags & _HWMOD_NO_MPU_PORT || oh->slaves_cnt == 0)
  1026. return NULL;
  1027. return oh->_mpu_port;
  1028. };
  1029. /**
  1030. * _find_mpu_rt_addr_space - return MPU register target address space for @oh
  1031. * @oh: struct omap_hwmod *
  1032. *
  1033. * Returns a pointer to the struct omap_hwmod_addr_space record representing
  1034. * the register target MPU address space; or returns NULL upon error.
  1035. */
  1036. static struct omap_hwmod_addr_space * __init _find_mpu_rt_addr_space(struct omap_hwmod *oh)
  1037. {
  1038. struct omap_hwmod_ocp_if *os;
  1039. struct omap_hwmod_addr_space *mem;
  1040. int found = 0, i = 0;
  1041. os = _find_mpu_rt_port(oh);
  1042. if (!os || !os->addr)
  1043. return NULL;
  1044. do {
  1045. mem = &os->addr[i++];
  1046. if (mem->flags & ADDR_TYPE_RT)
  1047. found = 1;
  1048. } while (!found && mem->pa_start != mem->pa_end);
  1049. return (found) ? mem : NULL;
  1050. }
  1051. /**
  1052. * _enable_sysc - try to bring a module out of idle via OCP_SYSCONFIG
  1053. * @oh: struct omap_hwmod *
  1054. *
  1055. * Ensure that the OCP_SYSCONFIG register for the IP block represented
  1056. * by @oh is set to indicate to the PRCM that the IP block is active.
  1057. * Usually this means placing the module into smart-idle mode and
  1058. * smart-standby, but if there is a bug in the automatic idle handling
  1059. * for the IP block, it may need to be placed into the force-idle or
  1060. * no-idle variants of these modes. No return value.
  1061. */
  1062. static void _enable_sysc(struct omap_hwmod *oh)
  1063. {
  1064. u8 idlemode, sf;
  1065. u32 v;
  1066. bool clkdm_act;
  1067. if (!oh->class->sysc)
  1068. return;
  1069. v = oh->_sysc_cache;
  1070. sf = oh->class->sysc->sysc_flags;
  1071. if (sf & SYSC_HAS_SIDLEMODE) {
  1072. clkdm_act = ((oh->clkdm &&
  1073. oh->clkdm->flags & CLKDM_ACTIVE_WITH_MPU) ||
  1074. (oh->_clk && oh->_clk->clkdm &&
  1075. oh->_clk->clkdm->flags & CLKDM_ACTIVE_WITH_MPU));
  1076. if (clkdm_act && !(oh->class->sysc->idlemodes &
  1077. (SIDLE_SMART | SIDLE_SMART_WKUP)))
  1078. idlemode = HWMOD_IDLEMODE_FORCE;
  1079. else
  1080. idlemode = (oh->flags & HWMOD_SWSUP_SIDLE) ?
  1081. HWMOD_IDLEMODE_NO : HWMOD_IDLEMODE_SMART;
  1082. _set_slave_idlemode(oh, idlemode, &v);
  1083. }
  1084. if (sf & SYSC_HAS_MIDLEMODE) {
  1085. if (oh->flags & HWMOD_SWSUP_MSTANDBY) {
  1086. idlemode = HWMOD_IDLEMODE_NO;
  1087. } else {
  1088. if (sf & SYSC_HAS_ENAWAKEUP)
  1089. _enable_wakeup(oh, &v);
  1090. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  1091. idlemode = HWMOD_IDLEMODE_SMART_WKUP;
  1092. else
  1093. idlemode = HWMOD_IDLEMODE_SMART;
  1094. }
  1095. _set_master_standbymode(oh, idlemode, &v);
  1096. }
  1097. /*
  1098. * XXX The clock framework should handle this, by
  1099. * calling into this code. But this must wait until the
  1100. * clock structures are tagged with omap_hwmod entries
  1101. */
  1102. if ((oh->flags & HWMOD_SET_DEFAULT_CLOCKACT) &&
  1103. (sf & SYSC_HAS_CLOCKACTIVITY))
  1104. _set_clockactivity(oh, oh->class->sysc->clockact, &v);
  1105. /* If slave is in SMARTIDLE, also enable wakeup */
  1106. if ((sf & SYSC_HAS_SIDLEMODE) && !(oh->flags & HWMOD_SWSUP_SIDLE))
  1107. _enable_wakeup(oh, &v);
  1108. _write_sysconfig(v, oh);
  1109. /*
  1110. * Set the autoidle bit only after setting the smartidle bit
  1111. * Setting this will not have any impact on the other modules.
  1112. */
  1113. if (sf & SYSC_HAS_AUTOIDLE) {
  1114. idlemode = (oh->flags & HWMOD_NO_OCP_AUTOIDLE) ?
  1115. 0 : 1;
  1116. _set_module_autoidle(oh, idlemode, &v);
  1117. _write_sysconfig(v, oh);
  1118. }
  1119. }
  1120. /**
  1121. * _idle_sysc - try to put a module into idle via OCP_SYSCONFIG
  1122. * @oh: struct omap_hwmod *
  1123. *
  1124. * If module is marked as SWSUP_SIDLE, force the module into slave
  1125. * idle; otherwise, configure it for smart-idle. If module is marked
  1126. * as SWSUP_MSUSPEND, force the module into master standby; otherwise,
  1127. * configure it for smart-standby. No return value.
  1128. */
  1129. static void _idle_sysc(struct omap_hwmod *oh)
  1130. {
  1131. u8 idlemode, sf;
  1132. u32 v;
  1133. if (!oh->class->sysc)
  1134. return;
  1135. v = oh->_sysc_cache;
  1136. sf = oh->class->sysc->sysc_flags;
  1137. if (sf & SYSC_HAS_SIDLEMODE) {
  1138. /* XXX What about HWMOD_IDLEMODE_SMART_WKUP? */
  1139. if (oh->flags & HWMOD_SWSUP_SIDLE ||
  1140. !(oh->class->sysc->idlemodes &
  1141. (SIDLE_SMART | SIDLE_SMART_WKUP)))
  1142. idlemode = HWMOD_IDLEMODE_FORCE;
  1143. else
  1144. idlemode = HWMOD_IDLEMODE_SMART;
  1145. _set_slave_idlemode(oh, idlemode, &v);
  1146. }
  1147. if (sf & SYSC_HAS_MIDLEMODE) {
  1148. if (oh->flags & HWMOD_SWSUP_MSTANDBY) {
  1149. idlemode = HWMOD_IDLEMODE_FORCE;
  1150. } else {
  1151. if (sf & SYSC_HAS_ENAWAKEUP)
  1152. _enable_wakeup(oh, &v);
  1153. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  1154. idlemode = HWMOD_IDLEMODE_SMART_WKUP;
  1155. else
  1156. idlemode = HWMOD_IDLEMODE_SMART;
  1157. }
  1158. _set_master_standbymode(oh, idlemode, &v);
  1159. }
  1160. /* If slave is in SMARTIDLE, also enable wakeup */
  1161. if ((sf & SYSC_HAS_SIDLEMODE) && !(oh->flags & HWMOD_SWSUP_SIDLE))
  1162. _enable_wakeup(oh, &v);
  1163. _write_sysconfig(v, oh);
  1164. }
  1165. /**
  1166. * _shutdown_sysc - force a module into idle via OCP_SYSCONFIG
  1167. * @oh: struct omap_hwmod *
  1168. *
  1169. * Force the module into slave idle and master suspend. No return
  1170. * value.
  1171. */
  1172. static void _shutdown_sysc(struct omap_hwmod *oh)
  1173. {
  1174. u32 v;
  1175. u8 sf;
  1176. if (!oh->class->sysc)
  1177. return;
  1178. v = oh->_sysc_cache;
  1179. sf = oh->class->sysc->sysc_flags;
  1180. if (sf & SYSC_HAS_SIDLEMODE)
  1181. _set_slave_idlemode(oh, HWMOD_IDLEMODE_FORCE, &v);
  1182. if (sf & SYSC_HAS_MIDLEMODE)
  1183. _set_master_standbymode(oh, HWMOD_IDLEMODE_FORCE, &v);
  1184. if (sf & SYSC_HAS_AUTOIDLE)
  1185. _set_module_autoidle(oh, 1, &v);
  1186. _write_sysconfig(v, oh);
  1187. }
  1188. /**
  1189. * _lookup - find an omap_hwmod by name
  1190. * @name: find an omap_hwmod by name
  1191. *
  1192. * Return a pointer to an omap_hwmod by name, or NULL if not found.
  1193. */
  1194. static struct omap_hwmod *_lookup(const char *name)
  1195. {
  1196. struct omap_hwmod *oh, *temp_oh;
  1197. oh = NULL;
  1198. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  1199. if (!strcmp(name, temp_oh->name)) {
  1200. oh = temp_oh;
  1201. break;
  1202. }
  1203. }
  1204. return oh;
  1205. }
  1206. /**
  1207. * _init_clkdm - look up a clockdomain name, store pointer in omap_hwmod
  1208. * @oh: struct omap_hwmod *
  1209. *
  1210. * Convert a clockdomain name stored in a struct omap_hwmod into a
  1211. * clockdomain pointer, and save it into the struct omap_hwmod.
  1212. * Return -EINVAL if the clkdm_name lookup failed.
  1213. */
  1214. static int _init_clkdm(struct omap_hwmod *oh)
  1215. {
  1216. if (!oh->clkdm_name)
  1217. return 0;
  1218. oh->clkdm = clkdm_lookup(oh->clkdm_name);
  1219. if (!oh->clkdm) {
  1220. pr_warning("omap_hwmod: %s: could not associate to clkdm %s\n",
  1221. oh->name, oh->clkdm_name);
  1222. return -EINVAL;
  1223. }
  1224. pr_debug("omap_hwmod: %s: associated to clkdm %s\n",
  1225. oh->name, oh->clkdm_name);
  1226. return 0;
  1227. }
  1228. /**
  1229. * _init_clocks - clk_get() all clocks associated with this hwmod. Retrieve as
  1230. * well the clockdomain.
  1231. * @oh: struct omap_hwmod *
  1232. * @data: not used; pass NULL
  1233. *
  1234. * Called by omap_hwmod_setup_*() (after omap2_clk_init()).
  1235. * Resolves all clock names embedded in the hwmod. Returns 0 on
  1236. * success, or a negative error code on failure.
  1237. */
  1238. static int _init_clocks(struct omap_hwmod *oh, void *data)
  1239. {
  1240. int ret = 0;
  1241. if (oh->_state != _HWMOD_STATE_REGISTERED)
  1242. return 0;
  1243. pr_debug("omap_hwmod: %s: looking up clocks\n", oh->name);
  1244. ret |= _init_main_clk(oh);
  1245. ret |= _init_interface_clks(oh);
  1246. ret |= _init_opt_clks(oh);
  1247. if (soc_ops.init_clkdm)
  1248. ret |= soc_ops.init_clkdm(oh);
  1249. if (!ret)
  1250. oh->_state = _HWMOD_STATE_CLKS_INITED;
  1251. else
  1252. pr_warning("omap_hwmod: %s: cannot _init_clocks\n", oh->name);
  1253. return ret;
  1254. }
  1255. /**
  1256. * _lookup_hardreset - fill register bit info for this hwmod/reset line
  1257. * @oh: struct omap_hwmod *
  1258. * @name: name of the reset line in the context of this hwmod
  1259. * @ohri: struct omap_hwmod_rst_info * that this function will fill in
  1260. *
  1261. * Return the bit position of the reset line that match the
  1262. * input name. Return -ENOENT if not found.
  1263. */
  1264. static int _lookup_hardreset(struct omap_hwmod *oh, const char *name,
  1265. struct omap_hwmod_rst_info *ohri)
  1266. {
  1267. int i;
  1268. for (i = 0; i < oh->rst_lines_cnt; i++) {
  1269. const char *rst_line = oh->rst_lines[i].name;
  1270. if (!strcmp(rst_line, name)) {
  1271. ohri->rst_shift = oh->rst_lines[i].rst_shift;
  1272. ohri->st_shift = oh->rst_lines[i].st_shift;
  1273. pr_debug("omap_hwmod: %s: %s: %s: rst %d st %d\n",
  1274. oh->name, __func__, rst_line, ohri->rst_shift,
  1275. ohri->st_shift);
  1276. return 0;
  1277. }
  1278. }
  1279. return -ENOENT;
  1280. }
  1281. /**
  1282. * _assert_hardreset - assert the HW reset line of submodules
  1283. * contained in the hwmod module.
  1284. * @oh: struct omap_hwmod *
  1285. * @name: name of the reset line to lookup and assert
  1286. *
  1287. * Some IP like dsp, ipu or iva contain processor that require an HW
  1288. * reset line to be assert / deassert in order to enable fully the IP.
  1289. * Returns -EINVAL if @oh is null, -ENOSYS if we have no way of
  1290. * asserting the hardreset line on the currently-booted SoC, or passes
  1291. * along the return value from _lookup_hardreset() or the SoC's
  1292. * assert_hardreset code.
  1293. */
  1294. static int _assert_hardreset(struct omap_hwmod *oh, const char *name)
  1295. {
  1296. struct omap_hwmod_rst_info ohri;
  1297. int ret = -EINVAL;
  1298. if (!oh)
  1299. return -EINVAL;
  1300. if (!soc_ops.assert_hardreset)
  1301. return -ENOSYS;
  1302. ret = _lookup_hardreset(oh, name, &ohri);
  1303. if (ret < 0)
  1304. return ret;
  1305. ret = soc_ops.assert_hardreset(oh, &ohri);
  1306. return ret;
  1307. }
  1308. /**
  1309. * _deassert_hardreset - deassert the HW reset line of submodules contained
  1310. * in the hwmod module.
  1311. * @oh: struct omap_hwmod *
  1312. * @name: name of the reset line to look up and deassert
  1313. *
  1314. * Some IP like dsp, ipu or iva contain processor that require an HW
  1315. * reset line to be assert / deassert in order to enable fully the IP.
  1316. * Returns -EINVAL if @oh is null, -ENOSYS if we have no way of
  1317. * deasserting the hardreset line on the currently-booted SoC, or passes
  1318. * along the return value from _lookup_hardreset() or the SoC's
  1319. * deassert_hardreset code.
  1320. */
  1321. static int _deassert_hardreset(struct omap_hwmod *oh, const char *name)
  1322. {
  1323. struct omap_hwmod_rst_info ohri;
  1324. int ret = -EINVAL;
  1325. if (!oh)
  1326. return -EINVAL;
  1327. if (!soc_ops.deassert_hardreset)
  1328. return -ENOSYS;
  1329. ret = _lookup_hardreset(oh, name, &ohri);
  1330. if (IS_ERR_VALUE(ret))
  1331. return ret;
  1332. ret = soc_ops.deassert_hardreset(oh, &ohri);
  1333. if (ret == -EBUSY)
  1334. pr_warning("omap_hwmod: %s: failed to hardreset\n", oh->name);
  1335. return ret;
  1336. }
  1337. /**
  1338. * _read_hardreset - read the HW reset line state of submodules
  1339. * contained in the hwmod module
  1340. * @oh: struct omap_hwmod *
  1341. * @name: name of the reset line to look up and read
  1342. *
  1343. * Return the state of the reset line. Returns -EINVAL if @oh is
  1344. * null, -ENOSYS if we have no way of reading the hardreset line
  1345. * status on the currently-booted SoC, or passes along the return
  1346. * value from _lookup_hardreset() or the SoC's is_hardreset_asserted
  1347. * code.
  1348. */
  1349. static int _read_hardreset(struct omap_hwmod *oh, const char *name)
  1350. {
  1351. struct omap_hwmod_rst_info ohri;
  1352. int ret = -EINVAL;
  1353. if (!oh)
  1354. return -EINVAL;
  1355. if (!soc_ops.is_hardreset_asserted)
  1356. return -ENOSYS;
  1357. ret = _lookup_hardreset(oh, name, &ohri);
  1358. if (ret < 0)
  1359. return ret;
  1360. return soc_ops.is_hardreset_asserted(oh, &ohri);
  1361. }
  1362. /**
  1363. * _are_any_hardreset_lines_asserted - return true if part of @oh is hard-reset
  1364. * @oh: struct omap_hwmod *
  1365. *
  1366. * If any hardreset line associated with @oh is asserted, then return true.
  1367. * Otherwise, if @oh has no hardreset lines associated with it, or if
  1368. * no hardreset lines associated with @oh are asserted, then return false.
  1369. * This function is used to avoid executing some parts of the IP block
  1370. * enable/disable sequence if a hardreset line is set.
  1371. */
  1372. static bool _are_any_hardreset_lines_asserted(struct omap_hwmod *oh)
  1373. {
  1374. int i;
  1375. if (oh->rst_lines_cnt == 0)
  1376. return false;
  1377. for (i = 0; i < oh->rst_lines_cnt; i++)
  1378. if (_read_hardreset(oh, oh->rst_lines[i].name) > 0)
  1379. return true;
  1380. return false;
  1381. }
  1382. /**
  1383. * _omap4_disable_module - enable CLKCTRL modulemode on OMAP4
  1384. * @oh: struct omap_hwmod *
  1385. *
  1386. * Disable the PRCM module mode related to the hwmod @oh.
  1387. * Return EINVAL if the modulemode is not supported and 0 in case of success.
  1388. */
  1389. static int _omap4_disable_module(struct omap_hwmod *oh)
  1390. {
  1391. int v;
  1392. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  1393. return -EINVAL;
  1394. pr_debug("omap_hwmod: %s: %s\n", oh->name, __func__);
  1395. omap4_cminst_module_disable(oh->clkdm->prcm_partition,
  1396. oh->clkdm->cm_inst,
  1397. oh->clkdm->clkdm_offs,
  1398. oh->prcm.omap4.clkctrl_offs);
  1399. if (_are_any_hardreset_lines_asserted(oh))
  1400. return 0;
  1401. v = _omap4_wait_target_disable(oh);
  1402. if (v)
  1403. pr_warn("omap_hwmod: %s: _wait_target_disable failed\n",
  1404. oh->name);
  1405. return 0;
  1406. }
  1407. /**
  1408. * _am33xx_disable_module - enable CLKCTRL modulemode on AM33XX
  1409. * @oh: struct omap_hwmod *
  1410. *
  1411. * Disable the PRCM module mode related to the hwmod @oh.
  1412. * Return EINVAL if the modulemode is not supported and 0 in case of success.
  1413. */
  1414. static int _am33xx_disable_module(struct omap_hwmod *oh)
  1415. {
  1416. int v;
  1417. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  1418. return -EINVAL;
  1419. pr_debug("omap_hwmod: %s: %s\n", oh->name, __func__);
  1420. am33xx_cm_module_disable(oh->clkdm->cm_inst, oh->clkdm->clkdm_offs,
  1421. oh->prcm.omap4.clkctrl_offs);
  1422. if (_are_any_hardreset_lines_asserted(oh))
  1423. return 0;
  1424. v = _am33xx_wait_target_disable(oh);
  1425. if (v)
  1426. pr_warn("omap_hwmod: %s: _wait_target_disable failed\n",
  1427. oh->name);
  1428. return 0;
  1429. }
  1430. /**
  1431. * _ocp_softreset - reset an omap_hwmod via the OCP_SYSCONFIG bit
  1432. * @oh: struct omap_hwmod *
  1433. *
  1434. * Resets an omap_hwmod @oh via the OCP_SYSCONFIG bit. hwmod must be
  1435. * enabled for this to work. Returns -ENOENT if the hwmod cannot be
  1436. * reset this way, -EINVAL if the hwmod is in the wrong state,
  1437. * -ETIMEDOUT if the module did not reset in time, or 0 upon success.
  1438. *
  1439. * In OMAP3 a specific SYSSTATUS register is used to get the reset status.
  1440. * Starting in OMAP4, some IPs do not have SYSSTATUS registers and instead
  1441. * use the SYSCONFIG softreset bit to provide the status.
  1442. *
  1443. * Note that some IP like McBSP do have reset control but don't have
  1444. * reset status.
  1445. */
  1446. static int _ocp_softreset(struct omap_hwmod *oh)
  1447. {
  1448. u32 v, softrst_mask;
  1449. int c = 0;
  1450. int ret = 0;
  1451. if (!oh->class->sysc ||
  1452. !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET))
  1453. return -ENOENT;
  1454. /* clocks must be on for this operation */
  1455. if (oh->_state != _HWMOD_STATE_ENABLED) {
  1456. pr_warn("omap_hwmod: %s: reset can only be entered from enabled state\n",
  1457. oh->name);
  1458. return -EINVAL;
  1459. }
  1460. /* For some modules, all optionnal clocks need to be enabled as well */
  1461. if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET)
  1462. _enable_optional_clocks(oh);
  1463. pr_debug("omap_hwmod: %s: resetting via OCP SOFTRESET\n", oh->name);
  1464. v = oh->_sysc_cache;
  1465. ret = _set_softreset(oh, &v);
  1466. if (ret)
  1467. goto dis_opt_clks;
  1468. _write_sysconfig(v, oh);
  1469. if (oh->class->sysc->srst_udelay)
  1470. udelay(oh->class->sysc->srst_udelay);
  1471. if (oh->class->sysc->sysc_flags & SYSS_HAS_RESET_STATUS)
  1472. omap_test_timeout((omap_hwmod_read(oh,
  1473. oh->class->sysc->syss_offs)
  1474. & SYSS_RESETDONE_MASK),
  1475. MAX_MODULE_SOFTRESET_WAIT, c);
  1476. else if (oh->class->sysc->sysc_flags & SYSC_HAS_RESET_STATUS) {
  1477. softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift);
  1478. omap_test_timeout(!(omap_hwmod_read(oh,
  1479. oh->class->sysc->sysc_offs)
  1480. & softrst_mask),
  1481. MAX_MODULE_SOFTRESET_WAIT, c);
  1482. }
  1483. if (c == MAX_MODULE_SOFTRESET_WAIT)
  1484. pr_warning("omap_hwmod: %s: softreset failed (waited %d usec)\n",
  1485. oh->name, MAX_MODULE_SOFTRESET_WAIT);
  1486. else
  1487. pr_debug("omap_hwmod: %s: softreset in %d usec\n", oh->name, c);
  1488. /*
  1489. * XXX add _HWMOD_STATE_WEDGED for modules that don't come back from
  1490. * _wait_target_ready() or _reset()
  1491. */
  1492. ret = (c == MAX_MODULE_SOFTRESET_WAIT) ? -ETIMEDOUT : 0;
  1493. dis_opt_clks:
  1494. if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET)
  1495. _disable_optional_clocks(oh);
  1496. return ret;
  1497. }
  1498. /**
  1499. * _reset - reset an omap_hwmod
  1500. * @oh: struct omap_hwmod *
  1501. *
  1502. * Resets an omap_hwmod @oh. If the module has a custom reset
  1503. * function pointer defined, then call it to reset the IP block, and
  1504. * pass along its return value to the caller. Otherwise, if the IP
  1505. * block has an OCP_SYSCONFIG register with a SOFTRESET bitfield
  1506. * associated with it, call a function to reset the IP block via that
  1507. * method, and pass along the return value to the caller. Finally, if
  1508. * the IP block has some hardreset lines associated with it, assert
  1509. * all of those, but do _not_ deassert them. (This is because driver
  1510. * authors have expressed an apparent requirement to control the
  1511. * deassertion of the hardreset lines themselves.)
  1512. *
  1513. * The default software reset mechanism for most OMAP IP blocks is
  1514. * triggered via the OCP_SYSCONFIG.SOFTRESET bit. However, some
  1515. * hwmods cannot be reset via this method. Some are not targets and
  1516. * therefore have no OCP header registers to access. Others (like the
  1517. * IVA) have idiosyncratic reset sequences. So for these relatively
  1518. * rare cases, custom reset code can be supplied in the struct
  1519. * omap_hwmod_class .reset function pointer.
  1520. *
  1521. * _set_dmadisable() is called to set the DMADISABLE bit so that it
  1522. * does not prevent idling of the system. This is necessary for cases
  1523. * where ROMCODE/BOOTLOADER uses dma and transfers control to the
  1524. * kernel without disabling dma.
  1525. *
  1526. * Passes along the return value from either _ocp_softreset() or the
  1527. * custom reset function - these must return -EINVAL if the hwmod
  1528. * cannot be reset this way or if the hwmod is in the wrong state,
  1529. * -ETIMEDOUT if the module did not reset in time, or 0 upon success.
  1530. */
  1531. static int _reset(struct omap_hwmod *oh)
  1532. {
  1533. int i, r;
  1534. pr_debug("omap_hwmod: %s: resetting\n", oh->name);
  1535. if (oh->class->reset) {
  1536. r = oh->class->reset(oh);
  1537. } else {
  1538. if (oh->rst_lines_cnt > 0) {
  1539. for (i = 0; i < oh->rst_lines_cnt; i++)
  1540. _assert_hardreset(oh, oh->rst_lines[i].name);
  1541. return 0;
  1542. } else {
  1543. r = _ocp_softreset(oh);
  1544. if (r == -ENOENT)
  1545. r = 0;
  1546. }
  1547. }
  1548. _set_dmadisable(oh);
  1549. /*
  1550. * OCP_SYSCONFIG bits need to be reprogrammed after a
  1551. * softreset. The _enable() function should be split to avoid
  1552. * the rewrite of the OCP_SYSCONFIG register.
  1553. */
  1554. if (oh->class->sysc) {
  1555. _update_sysc_cache(oh);
  1556. _enable_sysc(oh);
  1557. }
  1558. return r;
  1559. }
  1560. /**
  1561. * _reconfigure_io_chain - clear any I/O chain wakeups and reconfigure chain
  1562. *
  1563. * Call the appropriate PRM function to clear any logged I/O chain
  1564. * wakeups and to reconfigure the chain. This apparently needs to be
  1565. * done upon every mux change. Since hwmods can be concurrently
  1566. * enabled and idled, hold a spinlock around the I/O chain
  1567. * reconfiguration sequence. No return value.
  1568. *
  1569. * XXX When the PRM code is moved to drivers, this function can be removed,
  1570. * as the PRM infrastructure should abstract this.
  1571. */
  1572. static void _reconfigure_io_chain(void)
  1573. {
  1574. unsigned long flags;
  1575. spin_lock_irqsave(&io_chain_lock, flags);
  1576. if (cpu_is_omap34xx() && omap3_has_io_chain_ctrl())
  1577. omap3xxx_prm_reconfigure_io_chain();
  1578. else if (cpu_is_omap44xx())
  1579. omap44xx_prm_reconfigure_io_chain();
  1580. spin_unlock_irqrestore(&io_chain_lock, flags);
  1581. }
  1582. /**
  1583. * _enable - enable an omap_hwmod
  1584. * @oh: struct omap_hwmod *
  1585. *
  1586. * Enables an omap_hwmod @oh such that the MPU can access the hwmod's
  1587. * register target. Returns -EINVAL if the hwmod is in the wrong
  1588. * state or passes along the return value of _wait_target_ready().
  1589. */
  1590. static int _enable(struct omap_hwmod *oh)
  1591. {
  1592. int r;
  1593. int hwsup = 0;
  1594. pr_debug("omap_hwmod: %s: enabling\n", oh->name);
  1595. /*
  1596. * hwmods with HWMOD_INIT_NO_IDLE flag set are left in enabled
  1597. * state at init. Now that someone is really trying to enable
  1598. * them, just ensure that the hwmod mux is set.
  1599. */
  1600. if (oh->_int_flags & _HWMOD_SKIP_ENABLE) {
  1601. /*
  1602. * If the caller has mux data populated, do the mux'ing
  1603. * which wouldn't have been done as part of the _enable()
  1604. * done during setup.
  1605. */
  1606. if (oh->mux)
  1607. omap_hwmod_mux(oh->mux, _HWMOD_STATE_ENABLED);
  1608. oh->_int_flags &= ~_HWMOD_SKIP_ENABLE;
  1609. return 0;
  1610. }
  1611. if (oh->_state != _HWMOD_STATE_INITIALIZED &&
  1612. oh->_state != _HWMOD_STATE_IDLE &&
  1613. oh->_state != _HWMOD_STATE_DISABLED) {
  1614. WARN(1, "omap_hwmod: %s: enabled state can only be entered from initialized, idle, or disabled state\n",
  1615. oh->name);
  1616. return -EINVAL;
  1617. }
  1618. /*
  1619. * If an IP block contains HW reset lines and any of them are
  1620. * asserted, we let integration code associated with that
  1621. * block handle the enable. We've received very little
  1622. * information on what those driver authors need, and until
  1623. * detailed information is provided and the driver code is
  1624. * posted to the public lists, this is probably the best we
  1625. * can do.
  1626. */
  1627. if (_are_any_hardreset_lines_asserted(oh))
  1628. return 0;
  1629. /* Mux pins for device runtime if populated */
  1630. if (oh->mux && (!oh->mux->enabled ||
  1631. ((oh->_state == _HWMOD_STATE_IDLE) &&
  1632. oh->mux->pads_dynamic))) {
  1633. omap_hwmod_mux(oh->mux, _HWMOD_STATE_ENABLED);
  1634. _reconfigure_io_chain();
  1635. }
  1636. _add_initiator_dep(oh, mpu_oh);
  1637. if (oh->clkdm) {
  1638. /*
  1639. * A clockdomain must be in SW_SUP before enabling
  1640. * completely the module. The clockdomain can be set
  1641. * in HW_AUTO only when the module become ready.
  1642. */
  1643. hwsup = clkdm_in_hwsup(oh->clkdm);
  1644. r = clkdm_hwmod_enable(oh->clkdm, oh);
  1645. if (r) {
  1646. WARN(1, "omap_hwmod: %s: could not enable clockdomain %s: %d\n",
  1647. oh->name, oh->clkdm->name, r);
  1648. return r;
  1649. }
  1650. }
  1651. _enable_clocks(oh);
  1652. if (soc_ops.enable_module)
  1653. soc_ops.enable_module(oh);
  1654. r = (soc_ops.wait_target_ready) ? soc_ops.wait_target_ready(oh) :
  1655. -EINVAL;
  1656. if (!r) {
  1657. /*
  1658. * Set the clockdomain to HW_AUTO only if the target is ready,
  1659. * assuming that the previous state was HW_AUTO
  1660. */
  1661. if (oh->clkdm && hwsup)
  1662. clkdm_allow_idle(oh->clkdm);
  1663. oh->_state = _HWMOD_STATE_ENABLED;
  1664. /* Access the sysconfig only if the target is ready */
  1665. if (oh->class->sysc) {
  1666. if (!(oh->_int_flags & _HWMOD_SYSCONFIG_LOADED))
  1667. _update_sysc_cache(oh);
  1668. _enable_sysc(oh);
  1669. }
  1670. } else {
  1671. _omap4_disable_module(oh);
  1672. _disable_clocks(oh);
  1673. pr_debug("omap_hwmod: %s: _wait_target_ready: %d\n",
  1674. oh->name, r);
  1675. if (oh->clkdm)
  1676. clkdm_hwmod_disable(oh->clkdm, oh);
  1677. }
  1678. return r;
  1679. }
  1680. /**
  1681. * _idle - idle an omap_hwmod
  1682. * @oh: struct omap_hwmod *
  1683. *
  1684. * Idles an omap_hwmod @oh. This should be called once the hwmod has
  1685. * no further work. Returns -EINVAL if the hwmod is in the wrong
  1686. * state or returns 0.
  1687. */
  1688. static int _idle(struct omap_hwmod *oh)
  1689. {
  1690. pr_debug("omap_hwmod: %s: idling\n", oh->name);
  1691. if (oh->_state != _HWMOD_STATE_ENABLED) {
  1692. WARN(1, "omap_hwmod: %s: idle state can only be entered from enabled state\n",
  1693. oh->name);
  1694. return -EINVAL;
  1695. }
  1696. if (_are_any_hardreset_lines_asserted(oh))
  1697. return 0;
  1698. if (oh->class->sysc)
  1699. _idle_sysc(oh);
  1700. _del_initiator_dep(oh, mpu_oh);
  1701. if (soc_ops.disable_module)
  1702. soc_ops.disable_module(oh);
  1703. /*
  1704. * The module must be in idle mode before disabling any parents
  1705. * clocks. Otherwise, the parent clock might be disabled before
  1706. * the module transition is done, and thus will prevent the
  1707. * transition to complete properly.
  1708. */
  1709. _disable_clocks(oh);
  1710. if (oh->clkdm)
  1711. clkdm_hwmod_disable(oh->clkdm, oh);
  1712. /* Mux pins for device idle if populated */
  1713. if (oh->mux && oh->mux->pads_dynamic) {
  1714. omap_hwmod_mux(oh->mux, _HWMOD_STATE_IDLE);
  1715. _reconfigure_io_chain();
  1716. }
  1717. oh->_state = _HWMOD_STATE_IDLE;
  1718. return 0;
  1719. }
  1720. /**
  1721. * omap_hwmod_set_ocp_autoidle - set the hwmod's OCP autoidle bit
  1722. * @oh: struct omap_hwmod *
  1723. * @autoidle: desired AUTOIDLE bitfield value (0 or 1)
  1724. *
  1725. * Sets the IP block's OCP autoidle bit in hardware, and updates our
  1726. * local copy. Intended to be used by drivers that require
  1727. * direct manipulation of the AUTOIDLE bits.
  1728. * Returns -EINVAL if @oh is null or is not in the ENABLED state, or passes
  1729. * along the return value from _set_module_autoidle().
  1730. *
  1731. * Any users of this function should be scrutinized carefully.
  1732. */
  1733. int omap_hwmod_set_ocp_autoidle(struct omap_hwmod *oh, u8 autoidle)
  1734. {
  1735. u32 v;
  1736. int retval = 0;
  1737. unsigned long flags;
  1738. if (!oh || oh->_state != _HWMOD_STATE_ENABLED)
  1739. return -EINVAL;
  1740. spin_lock_irqsave(&oh->_lock, flags);
  1741. v = oh->_sysc_cache;
  1742. retval = _set_module_autoidle(oh, autoidle, &v);
  1743. if (!retval)
  1744. _write_sysconfig(v, oh);
  1745. spin_unlock_irqrestore(&oh->_lock, flags);
  1746. return retval;
  1747. }
  1748. /**
  1749. * _shutdown - shutdown an omap_hwmod
  1750. * @oh: struct omap_hwmod *
  1751. *
  1752. * Shut down an omap_hwmod @oh. This should be called when the driver
  1753. * used for the hwmod is removed or unloaded or if the driver is not
  1754. * used by the system. Returns -EINVAL if the hwmod is in the wrong
  1755. * state or returns 0.
  1756. */
  1757. static int _shutdown(struct omap_hwmod *oh)
  1758. {
  1759. int ret, i;
  1760. u8 prev_state;
  1761. if (oh->_state != _HWMOD_STATE_IDLE &&
  1762. oh->_state != _HWMOD_STATE_ENABLED) {
  1763. WARN(1, "omap_hwmod: %s: disabled state can only be entered from idle, or enabled state\n",
  1764. oh->name);
  1765. return -EINVAL;
  1766. }
  1767. if (_are_any_hardreset_lines_asserted(oh))
  1768. return 0;
  1769. pr_debug("omap_hwmod: %s: disabling\n", oh->name);
  1770. if (oh->class->pre_shutdown) {
  1771. prev_state = oh->_state;
  1772. if (oh->_state == _HWMOD_STATE_IDLE)
  1773. _enable(oh);
  1774. ret = oh->class->pre_shutdown(oh);
  1775. if (ret) {
  1776. if (prev_state == _HWMOD_STATE_IDLE)
  1777. _idle(oh);
  1778. return ret;
  1779. }
  1780. }
  1781. if (oh->class->sysc) {
  1782. if (oh->_state == _HWMOD_STATE_IDLE)
  1783. _enable(oh);
  1784. _shutdown_sysc(oh);
  1785. }
  1786. /* clocks and deps are already disabled in idle */
  1787. if (oh->_state == _HWMOD_STATE_ENABLED) {
  1788. _del_initiator_dep(oh, mpu_oh);
  1789. /* XXX what about the other system initiators here? dma, dsp */
  1790. if (soc_ops.disable_module)
  1791. soc_ops.disable_module(oh);
  1792. _disable_clocks(oh);
  1793. if (oh->clkdm)
  1794. clkdm_hwmod_disable(oh->clkdm, oh);
  1795. }
  1796. /* XXX Should this code also force-disable the optional clocks? */
  1797. for (i = 0; i < oh->rst_lines_cnt; i++)
  1798. _assert_hardreset(oh, oh->rst_lines[i].name);
  1799. /* Mux pins to safe mode or use populated off mode values */
  1800. if (oh->mux)
  1801. omap_hwmod_mux(oh->mux, _HWMOD_STATE_DISABLED);
  1802. oh->_state = _HWMOD_STATE_DISABLED;
  1803. return 0;
  1804. }
  1805. /**
  1806. * _init_mpu_rt_base - populate the virtual address for a hwmod
  1807. * @oh: struct omap_hwmod * to locate the virtual address
  1808. *
  1809. * Cache the virtual address used by the MPU to access this IP block's
  1810. * registers. This address is needed early so the OCP registers that
  1811. * are part of the device's address space can be ioremapped properly.
  1812. * No return value.
  1813. */
  1814. static void __init _init_mpu_rt_base(struct omap_hwmod *oh, void *data)
  1815. {
  1816. struct omap_hwmod_addr_space *mem;
  1817. void __iomem *va_start;
  1818. if (!oh)
  1819. return;
  1820. _save_mpu_port_index(oh);
  1821. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  1822. return;
  1823. mem = _find_mpu_rt_addr_space(oh);
  1824. if (!mem) {
  1825. pr_debug("omap_hwmod: %s: no MPU register target found\n",
  1826. oh->name);
  1827. return;
  1828. }
  1829. va_start = ioremap(mem->pa_start, mem->pa_end - mem->pa_start);
  1830. if (!va_start) {
  1831. pr_err("omap_hwmod: %s: Could not ioremap\n", oh->name);
  1832. return;
  1833. }
  1834. pr_debug("omap_hwmod: %s: MPU register target at va %p\n",
  1835. oh->name, va_start);
  1836. oh->_mpu_rt_va = va_start;
  1837. }
  1838. /**
  1839. * _init - initialize internal data for the hwmod @oh
  1840. * @oh: struct omap_hwmod *
  1841. * @n: (unused)
  1842. *
  1843. * Look up the clocks and the address space used by the MPU to access
  1844. * registers belonging to the hwmod @oh. @oh must already be
  1845. * registered at this point. This is the first of two phases for
  1846. * hwmod initialization. Code called here does not touch any hardware
  1847. * registers, it simply prepares internal data structures. Returns 0
  1848. * upon success or if the hwmod isn't registered, or -EINVAL upon
  1849. * failure.
  1850. */
  1851. static int __init _init(struct omap_hwmod *oh, void *data)
  1852. {
  1853. int r;
  1854. if (oh->_state != _HWMOD_STATE_REGISTERED)
  1855. return 0;
  1856. _init_mpu_rt_base(oh, NULL);
  1857. r = _init_clocks(oh, NULL);
  1858. if (IS_ERR_VALUE(r)) {
  1859. WARN(1, "omap_hwmod: %s: couldn't init clocks\n", oh->name);
  1860. return -EINVAL;
  1861. }
  1862. oh->_state = _HWMOD_STATE_INITIALIZED;
  1863. return 0;
  1864. }
  1865. /**
  1866. * _setup_iclk_autoidle - configure an IP block's interface clocks
  1867. * @oh: struct omap_hwmod *
  1868. *
  1869. * Set up the module's interface clocks. XXX This function is still mostly
  1870. * a stub; implementing this properly requires iclk autoidle usecounting in
  1871. * the clock code. No return value.
  1872. */
  1873. static void __init _setup_iclk_autoidle(struct omap_hwmod *oh)
  1874. {
  1875. struct omap_hwmod_ocp_if *os;
  1876. struct list_head *p;
  1877. int i = 0;
  1878. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1879. return;
  1880. p = oh->slave_ports.next;
  1881. while (i < oh->slaves_cnt) {
  1882. os = _fetch_next_ocp_if(&p, &i);
  1883. if (!os->_clk)
  1884. continue;
  1885. if (os->flags & OCPIF_SWSUP_IDLE) {
  1886. /* XXX omap_iclk_deny_idle(c); */
  1887. } else {
  1888. /* XXX omap_iclk_allow_idle(c); */
  1889. clk_enable(os->_clk);
  1890. }
  1891. }
  1892. return;
  1893. }
  1894. /**
  1895. * _setup_reset - reset an IP block during the setup process
  1896. * @oh: struct omap_hwmod *
  1897. *
  1898. * Reset the IP block corresponding to the hwmod @oh during the setup
  1899. * process. The IP block is first enabled so it can be successfully
  1900. * reset. Returns 0 upon success or a negative error code upon
  1901. * failure.
  1902. */
  1903. static int __init _setup_reset(struct omap_hwmod *oh)
  1904. {
  1905. int r;
  1906. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1907. return -EINVAL;
  1908. if (oh->rst_lines_cnt == 0) {
  1909. r = _enable(oh);
  1910. if (r) {
  1911. pr_warning("omap_hwmod: %s: cannot be enabled for reset (%d)\n",
  1912. oh->name, oh->_state);
  1913. return -EINVAL;
  1914. }
  1915. }
  1916. if (!(oh->flags & HWMOD_INIT_NO_RESET))
  1917. r = _reset(oh);
  1918. return r;
  1919. }
  1920. /**
  1921. * _setup_postsetup - transition to the appropriate state after _setup
  1922. * @oh: struct omap_hwmod *
  1923. *
  1924. * Place an IP block represented by @oh into a "post-setup" state --
  1925. * either IDLE, ENABLED, or DISABLED. ("post-setup" simply means that
  1926. * this function is called at the end of _setup().) The postsetup
  1927. * state for an IP block can be changed by calling
  1928. * omap_hwmod_enter_postsetup_state() early in the boot process,
  1929. * before one of the omap_hwmod_setup*() functions are called for the
  1930. * IP block.
  1931. *
  1932. * The IP block stays in this state until a PM runtime-based driver is
  1933. * loaded for that IP block. A post-setup state of IDLE is
  1934. * appropriate for almost all IP blocks with runtime PM-enabled
  1935. * drivers, since those drivers are able to enable the IP block. A
  1936. * post-setup state of ENABLED is appropriate for kernels with PM
  1937. * runtime disabled. The DISABLED state is appropriate for unusual IP
  1938. * blocks such as the MPU WDTIMER on kernels without WDTIMER drivers
  1939. * included, since the WDTIMER starts running on reset and will reset
  1940. * the MPU if left active.
  1941. *
  1942. * This post-setup mechanism is deprecated. Once all of the OMAP
  1943. * drivers have been converted to use PM runtime, and all of the IP
  1944. * block data and interconnect data is available to the hwmod code, it
  1945. * should be possible to replace this mechanism with a "lazy reset"
  1946. * arrangement. In a "lazy reset" setup, each IP block is enabled
  1947. * when the driver first probes, then all remaining IP blocks without
  1948. * drivers are either shut down or enabled after the drivers have
  1949. * loaded. However, this cannot take place until the above
  1950. * preconditions have been met, since otherwise the late reset code
  1951. * has no way of knowing which IP blocks are in use by drivers, and
  1952. * which ones are unused.
  1953. *
  1954. * No return value.
  1955. */
  1956. static void __init _setup_postsetup(struct omap_hwmod *oh)
  1957. {
  1958. u8 postsetup_state;
  1959. if (oh->rst_lines_cnt > 0)
  1960. return;
  1961. postsetup_state = oh->_postsetup_state;
  1962. if (postsetup_state == _HWMOD_STATE_UNKNOWN)
  1963. postsetup_state = _HWMOD_STATE_ENABLED;
  1964. /*
  1965. * XXX HWMOD_INIT_NO_IDLE does not belong in hwmod data -
  1966. * it should be set by the core code as a runtime flag during startup
  1967. */
  1968. if ((oh->flags & HWMOD_INIT_NO_IDLE) &&
  1969. (postsetup_state == _HWMOD_STATE_IDLE)) {
  1970. oh->_int_flags |= _HWMOD_SKIP_ENABLE;
  1971. postsetup_state = _HWMOD_STATE_ENABLED;
  1972. }
  1973. if (postsetup_state == _HWMOD_STATE_IDLE)
  1974. _idle(oh);
  1975. else if (postsetup_state == _HWMOD_STATE_DISABLED)
  1976. _shutdown(oh);
  1977. else if (postsetup_state != _HWMOD_STATE_ENABLED)
  1978. WARN(1, "hwmod: %s: unknown postsetup state %d! defaulting to enabled\n",
  1979. oh->name, postsetup_state);
  1980. return;
  1981. }
  1982. /**
  1983. * _setup - prepare IP block hardware for use
  1984. * @oh: struct omap_hwmod *
  1985. * @n: (unused, pass NULL)
  1986. *
  1987. * Configure the IP block represented by @oh. This may include
  1988. * enabling the IP block, resetting it, and placing it into a
  1989. * post-setup state, depending on the type of IP block and applicable
  1990. * flags. IP blocks are reset to prevent any previous configuration
  1991. * by the bootloader or previous operating system from interfering
  1992. * with power management or other parts of the system. The reset can
  1993. * be avoided; see omap_hwmod_no_setup_reset(). This is the second of
  1994. * two phases for hwmod initialization. Code called here generally
  1995. * affects the IP block hardware, or system integration hardware
  1996. * associated with the IP block. Returns 0.
  1997. */
  1998. static int __init _setup(struct omap_hwmod *oh, void *data)
  1999. {
  2000. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  2001. return 0;
  2002. _setup_iclk_autoidle(oh);
  2003. if (!_setup_reset(oh))
  2004. _setup_postsetup(oh);
  2005. return 0;
  2006. }
  2007. /**
  2008. * _register - register a struct omap_hwmod
  2009. * @oh: struct omap_hwmod *
  2010. *
  2011. * Registers the omap_hwmod @oh. Returns -EEXIST if an omap_hwmod
  2012. * already has been registered by the same name; -EINVAL if the
  2013. * omap_hwmod is in the wrong state, if @oh is NULL, if the
  2014. * omap_hwmod's class field is NULL; if the omap_hwmod is missing a
  2015. * name, or if the omap_hwmod's class is missing a name; or 0 upon
  2016. * success.
  2017. *
  2018. * XXX The data should be copied into bootmem, so the original data
  2019. * should be marked __initdata and freed after init. This would allow
  2020. * unneeded omap_hwmods to be freed on multi-OMAP configurations. Note
  2021. * that the copy process would be relatively complex due to the large number
  2022. * of substructures.
  2023. */
  2024. static int __init _register(struct omap_hwmod *oh)
  2025. {
  2026. if (!oh || !oh->name || !oh->class || !oh->class->name ||
  2027. (oh->_state != _HWMOD_STATE_UNKNOWN))
  2028. return -EINVAL;
  2029. pr_debug("omap_hwmod: %s: registering\n", oh->name);
  2030. if (_lookup(oh->name))
  2031. return -EEXIST;
  2032. list_add_tail(&oh->node, &omap_hwmod_list);
  2033. INIT_LIST_HEAD(&oh->master_ports);
  2034. INIT_LIST_HEAD(&oh->slave_ports);
  2035. spin_lock_init(&oh->_lock);
  2036. oh->_state = _HWMOD_STATE_REGISTERED;
  2037. /*
  2038. * XXX Rather than doing a strcmp(), this should test a flag
  2039. * set in the hwmod data, inserted by the autogenerator code.
  2040. */
  2041. if (!strcmp(oh->name, MPU_INITIATOR_NAME))
  2042. mpu_oh = oh;
  2043. return 0;
  2044. }
  2045. /**
  2046. * _alloc_links - return allocated memory for hwmod links
  2047. * @ml: pointer to a struct omap_hwmod_link * for the master link
  2048. * @sl: pointer to a struct omap_hwmod_link * for the slave link
  2049. *
  2050. * Return pointers to two struct omap_hwmod_link records, via the
  2051. * addresses pointed to by @ml and @sl. Will first attempt to return
  2052. * memory allocated as part of a large initial block, but if that has
  2053. * been exhausted, will allocate memory itself. Since ideally this
  2054. * second allocation path will never occur, the number of these
  2055. * 'supplemental' allocations will be logged when debugging is
  2056. * enabled. Returns 0.
  2057. */
  2058. static int __init _alloc_links(struct omap_hwmod_link **ml,
  2059. struct omap_hwmod_link **sl)
  2060. {
  2061. unsigned int sz;
  2062. if ((free_ls + LINKS_PER_OCP_IF) <= max_ls) {
  2063. *ml = &linkspace[free_ls++];
  2064. *sl = &linkspace[free_ls++];
  2065. return 0;
  2066. }
  2067. sz = sizeof(struct omap_hwmod_link) * LINKS_PER_OCP_IF;
  2068. *sl = NULL;
  2069. *ml = alloc_bootmem(sz);
  2070. memset(*ml, 0, sz);
  2071. *sl = (void *)(*ml) + sizeof(struct omap_hwmod_link);
  2072. ls_supp++;
  2073. pr_debug("omap_hwmod: supplemental link allocations needed: %d\n",
  2074. ls_supp * LINKS_PER_OCP_IF);
  2075. return 0;
  2076. };
  2077. /**
  2078. * _add_link - add an interconnect between two IP blocks
  2079. * @oi: pointer to a struct omap_hwmod_ocp_if record
  2080. *
  2081. * Add struct omap_hwmod_link records connecting the master IP block
  2082. * specified in @oi->master to @oi, and connecting the slave IP block
  2083. * specified in @oi->slave to @oi. This code is assumed to run before
  2084. * preemption or SMP has been enabled, thus avoiding the need for
  2085. * locking in this code. Changes to this assumption will require
  2086. * additional locking. Returns 0.
  2087. */
  2088. static int __init _add_link(struct omap_hwmod_ocp_if *oi)
  2089. {
  2090. struct omap_hwmod_link *ml, *sl;
  2091. pr_debug("omap_hwmod: %s -> %s: adding link\n", oi->master->name,
  2092. oi->slave->name);
  2093. _alloc_links(&ml, &sl);
  2094. ml->ocp_if = oi;
  2095. INIT_LIST_HEAD(&ml->node);
  2096. list_add(&ml->node, &oi->master->master_ports);
  2097. oi->master->masters_cnt++;
  2098. sl->ocp_if = oi;
  2099. INIT_LIST_HEAD(&sl->node);
  2100. list_add(&sl->node, &oi->slave->slave_ports);
  2101. oi->slave->slaves_cnt++;
  2102. return 0;
  2103. }
  2104. /**
  2105. * _register_link - register a struct omap_hwmod_ocp_if
  2106. * @oi: struct omap_hwmod_ocp_if *
  2107. *
  2108. * Registers the omap_hwmod_ocp_if record @oi. Returns -EEXIST if it
  2109. * has already been registered; -EINVAL if @oi is NULL or if the
  2110. * record pointed to by @oi is missing required fields; or 0 upon
  2111. * success.
  2112. *
  2113. * XXX The data should be copied into bootmem, so the original data
  2114. * should be marked __initdata and freed after init. This would allow
  2115. * unneeded omap_hwmods to be freed on multi-OMAP configurations.
  2116. */
  2117. static int __init _register_link(struct omap_hwmod_ocp_if *oi)
  2118. {
  2119. if (!oi || !oi->master || !oi->slave || !oi->user)
  2120. return -EINVAL;
  2121. if (oi->_int_flags & _OCPIF_INT_FLAGS_REGISTERED)
  2122. return -EEXIST;
  2123. pr_debug("omap_hwmod: registering link from %s to %s\n",
  2124. oi->master->name, oi->slave->name);
  2125. /*
  2126. * Register the connected hwmods, if they haven't been
  2127. * registered already
  2128. */
  2129. if (oi->master->_state != _HWMOD_STATE_REGISTERED)
  2130. _register(oi->master);
  2131. if (oi->slave->_state != _HWMOD_STATE_REGISTERED)
  2132. _register(oi->slave);
  2133. _add_link(oi);
  2134. oi->_int_flags |= _OCPIF_INT_FLAGS_REGISTERED;
  2135. return 0;
  2136. }
  2137. /**
  2138. * _alloc_linkspace - allocate large block of hwmod links
  2139. * @ois: pointer to an array of struct omap_hwmod_ocp_if records to count
  2140. *
  2141. * Allocate a large block of struct omap_hwmod_link records. This
  2142. * improves boot time significantly by avoiding the need to allocate
  2143. * individual records one by one. If the number of records to
  2144. * allocate in the block hasn't been manually specified, this function
  2145. * will count the number of struct omap_hwmod_ocp_if records in @ois
  2146. * and use that to determine the allocation size. For SoC families
  2147. * that require multiple list registrations, such as OMAP3xxx, this
  2148. * estimation process isn't optimal, so manual estimation is advised
  2149. * in those cases. Returns -EEXIST if the allocation has already occurred
  2150. * or 0 upon success.
  2151. */
  2152. static int __init _alloc_linkspace(struct omap_hwmod_ocp_if **ois)
  2153. {
  2154. unsigned int i = 0;
  2155. unsigned int sz;
  2156. if (linkspace) {
  2157. WARN(1, "linkspace already allocated\n");
  2158. return -EEXIST;
  2159. }
  2160. if (max_ls == 0)
  2161. while (ois[i++])
  2162. max_ls += LINKS_PER_OCP_IF;
  2163. sz = sizeof(struct omap_hwmod_link) * max_ls;
  2164. pr_debug("omap_hwmod: %s: allocating %d byte linkspace (%d links)\n",
  2165. __func__, sz, max_ls);
  2166. linkspace = alloc_bootmem(sz);
  2167. memset(linkspace, 0, sz);
  2168. return 0;
  2169. }
  2170. /* Static functions intended only for use in soc_ops field function pointers */
  2171. /**
  2172. * _omap2_wait_target_ready - wait for a module to leave slave idle
  2173. * @oh: struct omap_hwmod *
  2174. *
  2175. * Wait for a module @oh to leave slave idle. Returns 0 if the module
  2176. * does not have an IDLEST bit or if the module successfully leaves
  2177. * slave idle; otherwise, pass along the return value of the
  2178. * appropriate *_cm*_wait_module_ready() function.
  2179. */
  2180. static int _omap2_wait_target_ready(struct omap_hwmod *oh)
  2181. {
  2182. if (!oh)
  2183. return -EINVAL;
  2184. if (oh->flags & HWMOD_NO_IDLEST)
  2185. return 0;
  2186. if (!_find_mpu_rt_port(oh))
  2187. return 0;
  2188. /* XXX check module SIDLEMODE, hardreset status, enabled clocks */
  2189. return omap2_cm_wait_module_ready(oh->prcm.omap2.module_offs,
  2190. oh->prcm.omap2.idlest_reg_id,
  2191. oh->prcm.omap2.idlest_idle_bit);
  2192. }
  2193. /**
  2194. * _omap4_wait_target_ready - wait for a module to leave slave idle
  2195. * @oh: struct omap_hwmod *
  2196. *
  2197. * Wait for a module @oh to leave slave idle. Returns 0 if the module
  2198. * does not have an IDLEST bit or if the module successfully leaves
  2199. * slave idle; otherwise, pass along the return value of the
  2200. * appropriate *_cm*_wait_module_ready() function.
  2201. */
  2202. static int _omap4_wait_target_ready(struct omap_hwmod *oh)
  2203. {
  2204. if (!oh || !oh->clkdm)
  2205. return -EINVAL;
  2206. if (oh->flags & HWMOD_NO_IDLEST)
  2207. return 0;
  2208. if (!_find_mpu_rt_port(oh))
  2209. return 0;
  2210. /* XXX check module SIDLEMODE, hardreset status */
  2211. return omap4_cminst_wait_module_ready(oh->clkdm->prcm_partition,
  2212. oh->clkdm->cm_inst,
  2213. oh->clkdm->clkdm_offs,
  2214. oh->prcm.omap4.clkctrl_offs);
  2215. }
  2216. /**
  2217. * _am33xx_wait_target_ready - wait for a module to leave slave idle
  2218. * @oh: struct omap_hwmod *
  2219. *
  2220. * Wait for a module @oh to leave slave idle. Returns 0 if the module
  2221. * does not have an IDLEST bit or if the module successfully leaves
  2222. * slave idle; otherwise, pass along the return value of the
  2223. * appropriate *_cm*_wait_module_ready() function.
  2224. */
  2225. static int _am33xx_wait_target_ready(struct omap_hwmod *oh)
  2226. {
  2227. if (!oh || !oh->clkdm)
  2228. return -EINVAL;
  2229. if (oh->flags & HWMOD_NO_IDLEST)
  2230. return 0;
  2231. if (!_find_mpu_rt_port(oh))
  2232. return 0;
  2233. /* XXX check module SIDLEMODE, hardreset status */
  2234. return am33xx_cm_wait_module_ready(oh->clkdm->cm_inst,
  2235. oh->clkdm->clkdm_offs,
  2236. oh->prcm.omap4.clkctrl_offs);
  2237. }
  2238. /**
  2239. * _omap2_assert_hardreset - call OMAP2 PRM hardreset fn with hwmod args
  2240. * @oh: struct omap_hwmod * to assert hardreset
  2241. * @ohri: hardreset line data
  2242. *
  2243. * Call omap2_prm_assert_hardreset() with parameters extracted from
  2244. * the hwmod @oh and the hardreset line data @ohri. Only intended for
  2245. * use as an soc_ops function pointer. Passes along the return value
  2246. * from omap2_prm_assert_hardreset(). XXX This function is scheduled
  2247. * for removal when the PRM code is moved into drivers/.
  2248. */
  2249. static int _omap2_assert_hardreset(struct omap_hwmod *oh,
  2250. struct omap_hwmod_rst_info *ohri)
  2251. {
  2252. return omap2_prm_assert_hardreset(oh->prcm.omap2.module_offs,
  2253. ohri->rst_shift);
  2254. }
  2255. /**
  2256. * _omap2_deassert_hardreset - call OMAP2 PRM hardreset fn with hwmod args
  2257. * @oh: struct omap_hwmod * to deassert hardreset
  2258. * @ohri: hardreset line data
  2259. *
  2260. * Call omap2_prm_deassert_hardreset() with parameters extracted from
  2261. * the hwmod @oh and the hardreset line data @ohri. Only intended for
  2262. * use as an soc_ops function pointer. Passes along the return value
  2263. * from omap2_prm_deassert_hardreset(). XXX This function is
  2264. * scheduled for removal when the PRM code is moved into drivers/.
  2265. */
  2266. static int _omap2_deassert_hardreset(struct omap_hwmod *oh,
  2267. struct omap_hwmod_rst_info *ohri)
  2268. {
  2269. return omap2_prm_deassert_hardreset(oh->prcm.omap2.module_offs,
  2270. ohri->rst_shift,
  2271. ohri->st_shift);
  2272. }
  2273. /**
  2274. * _omap2_is_hardreset_asserted - call OMAP2 PRM hardreset fn with hwmod args
  2275. * @oh: struct omap_hwmod * to test hardreset
  2276. * @ohri: hardreset line data
  2277. *
  2278. * Call omap2_prm_is_hardreset_asserted() with parameters extracted
  2279. * from the hwmod @oh and the hardreset line data @ohri. Only
  2280. * intended for use as an soc_ops function pointer. Passes along the
  2281. * return value from omap2_prm_is_hardreset_asserted(). XXX This
  2282. * function is scheduled for removal when the PRM code is moved into
  2283. * drivers/.
  2284. */
  2285. static int _omap2_is_hardreset_asserted(struct omap_hwmod *oh,
  2286. struct omap_hwmod_rst_info *ohri)
  2287. {
  2288. return omap2_prm_is_hardreset_asserted(oh->prcm.omap2.module_offs,
  2289. ohri->st_shift);
  2290. }
  2291. /**
  2292. * _omap4_assert_hardreset - call OMAP4 PRM hardreset fn with hwmod args
  2293. * @oh: struct omap_hwmod * to assert hardreset
  2294. * @ohri: hardreset line data
  2295. *
  2296. * Call omap4_prminst_assert_hardreset() with parameters extracted
  2297. * from the hwmod @oh and the hardreset line data @ohri. Only
  2298. * intended for use as an soc_ops function pointer. Passes along the
  2299. * return value from omap4_prminst_assert_hardreset(). XXX This
  2300. * function is scheduled for removal when the PRM code is moved into
  2301. * drivers/.
  2302. */
  2303. static int _omap4_assert_hardreset(struct omap_hwmod *oh,
  2304. struct omap_hwmod_rst_info *ohri)
  2305. {
  2306. if (!oh->clkdm)
  2307. return -EINVAL;
  2308. return omap4_prminst_assert_hardreset(ohri->rst_shift,
  2309. oh->clkdm->pwrdm.ptr->prcm_partition,
  2310. oh->clkdm->pwrdm.ptr->prcm_offs,
  2311. oh->prcm.omap4.rstctrl_offs);
  2312. }
  2313. /**
  2314. * _omap4_deassert_hardreset - call OMAP4 PRM hardreset fn with hwmod args
  2315. * @oh: struct omap_hwmod * to deassert hardreset
  2316. * @ohri: hardreset line data
  2317. *
  2318. * Call omap4_prminst_deassert_hardreset() with parameters extracted
  2319. * from the hwmod @oh and the hardreset line data @ohri. Only
  2320. * intended for use as an soc_ops function pointer. Passes along the
  2321. * return value from omap4_prminst_deassert_hardreset(). XXX This
  2322. * function is scheduled for removal when the PRM code is moved into
  2323. * drivers/.
  2324. */
  2325. static int _omap4_deassert_hardreset(struct omap_hwmod *oh,
  2326. struct omap_hwmod_rst_info *ohri)
  2327. {
  2328. if (!oh->clkdm)
  2329. return -EINVAL;
  2330. if (ohri->st_shift)
  2331. pr_err("omap_hwmod: %s: %s: hwmod data error: OMAP4 does not support st_shift\n",
  2332. oh->name, ohri->name);
  2333. return omap4_prminst_deassert_hardreset(ohri->rst_shift,
  2334. oh->clkdm->pwrdm.ptr->prcm_partition,
  2335. oh->clkdm->pwrdm.ptr->prcm_offs,
  2336. oh->prcm.omap4.rstctrl_offs);
  2337. }
  2338. /**
  2339. * _omap4_is_hardreset_asserted - call OMAP4 PRM hardreset fn with hwmod args
  2340. * @oh: struct omap_hwmod * to test hardreset
  2341. * @ohri: hardreset line data
  2342. *
  2343. * Call omap4_prminst_is_hardreset_asserted() with parameters
  2344. * extracted from the hwmod @oh and the hardreset line data @ohri.
  2345. * Only intended for use as an soc_ops function pointer. Passes along
  2346. * the return value from omap4_prminst_is_hardreset_asserted(). XXX
  2347. * This function is scheduled for removal when the PRM code is moved
  2348. * into drivers/.
  2349. */
  2350. static int _omap4_is_hardreset_asserted(struct omap_hwmod *oh,
  2351. struct omap_hwmod_rst_info *ohri)
  2352. {
  2353. if (!oh->clkdm)
  2354. return -EINVAL;
  2355. return omap4_prminst_is_hardreset_asserted(ohri->rst_shift,
  2356. oh->clkdm->pwrdm.ptr->prcm_partition,
  2357. oh->clkdm->pwrdm.ptr->prcm_offs,
  2358. oh->prcm.omap4.rstctrl_offs);
  2359. }
  2360. /**
  2361. * _am33xx_assert_hardreset - call AM33XX PRM hardreset fn with hwmod args
  2362. * @oh: struct omap_hwmod * to assert hardreset
  2363. * @ohri: hardreset line data
  2364. *
  2365. * Call am33xx_prminst_assert_hardreset() with parameters extracted
  2366. * from the hwmod @oh and the hardreset line data @ohri. Only
  2367. * intended for use as an soc_ops function pointer. Passes along the
  2368. * return value from am33xx_prminst_assert_hardreset(). XXX This
  2369. * function is scheduled for removal when the PRM code is moved into
  2370. * drivers/.
  2371. */
  2372. static int _am33xx_assert_hardreset(struct omap_hwmod *oh,
  2373. struct omap_hwmod_rst_info *ohri)
  2374. {
  2375. return am33xx_prm_assert_hardreset(ohri->rst_shift,
  2376. oh->clkdm->pwrdm.ptr->prcm_offs,
  2377. oh->prcm.omap4.rstctrl_offs);
  2378. }
  2379. /**
  2380. * _am33xx_deassert_hardreset - call AM33XX PRM hardreset fn with hwmod args
  2381. * @oh: struct omap_hwmod * to deassert hardreset
  2382. * @ohri: hardreset line data
  2383. *
  2384. * Call am33xx_prminst_deassert_hardreset() with parameters extracted
  2385. * from the hwmod @oh and the hardreset line data @ohri. Only
  2386. * intended for use as an soc_ops function pointer. Passes along the
  2387. * return value from am33xx_prminst_deassert_hardreset(). XXX This
  2388. * function is scheduled for removal when the PRM code is moved into
  2389. * drivers/.
  2390. */
  2391. static int _am33xx_deassert_hardreset(struct omap_hwmod *oh,
  2392. struct omap_hwmod_rst_info *ohri)
  2393. {
  2394. if (ohri->st_shift)
  2395. pr_err("omap_hwmod: %s: %s: hwmod data error: OMAP4 does not support st_shift\n",
  2396. oh->name, ohri->name);
  2397. return am33xx_prm_deassert_hardreset(ohri->rst_shift,
  2398. oh->clkdm->pwrdm.ptr->prcm_offs,
  2399. oh->prcm.omap4.rstctrl_offs,
  2400. oh->prcm.omap4.rstst_offs);
  2401. }
  2402. /**
  2403. * _am33xx_is_hardreset_asserted - call AM33XX PRM hardreset fn with hwmod args
  2404. * @oh: struct omap_hwmod * to test hardreset
  2405. * @ohri: hardreset line data
  2406. *
  2407. * Call am33xx_prminst_is_hardreset_asserted() with parameters
  2408. * extracted from the hwmod @oh and the hardreset line data @ohri.
  2409. * Only intended for use as an soc_ops function pointer. Passes along
  2410. * the return value from am33xx_prminst_is_hardreset_asserted(). XXX
  2411. * This function is scheduled for removal when the PRM code is moved
  2412. * into drivers/.
  2413. */
  2414. static int _am33xx_is_hardreset_asserted(struct omap_hwmod *oh,
  2415. struct omap_hwmod_rst_info *ohri)
  2416. {
  2417. return am33xx_prm_is_hardreset_asserted(ohri->rst_shift,
  2418. oh->clkdm->pwrdm.ptr->prcm_offs,
  2419. oh->prcm.omap4.rstctrl_offs);
  2420. }
  2421. /* Public functions */
  2422. u32 omap_hwmod_read(struct omap_hwmod *oh, u16 reg_offs)
  2423. {
  2424. if (oh->flags & HWMOD_16BIT_REG)
  2425. return __raw_readw(oh->_mpu_rt_va + reg_offs);
  2426. else
  2427. return __raw_readl(oh->_mpu_rt_va + reg_offs);
  2428. }
  2429. void omap_hwmod_write(u32 v, struct omap_hwmod *oh, u16 reg_offs)
  2430. {
  2431. if (oh->flags & HWMOD_16BIT_REG)
  2432. __raw_writew(v, oh->_mpu_rt_va + reg_offs);
  2433. else
  2434. __raw_writel(v, oh->_mpu_rt_va + reg_offs);
  2435. }
  2436. /**
  2437. * omap_hwmod_softreset - reset a module via SYSCONFIG.SOFTRESET bit
  2438. * @oh: struct omap_hwmod *
  2439. *
  2440. * This is a public function exposed to drivers. Some drivers may need to do
  2441. * some settings before and after resetting the device. Those drivers after
  2442. * doing the necessary settings could use this function to start a reset by
  2443. * setting the SYSCONFIG.SOFTRESET bit.
  2444. */
  2445. int omap_hwmod_softreset(struct omap_hwmod *oh)
  2446. {
  2447. u32 v;
  2448. int ret;
  2449. if (!oh || !(oh->_sysc_cache))
  2450. return -EINVAL;
  2451. v = oh->_sysc_cache;
  2452. ret = _set_softreset(oh, &v);
  2453. if (ret)
  2454. goto error;
  2455. _write_sysconfig(v, oh);
  2456. error:
  2457. return ret;
  2458. }
  2459. /**
  2460. * omap_hwmod_set_slave_idlemode - set the hwmod's OCP slave idlemode
  2461. * @oh: struct omap_hwmod *
  2462. * @idlemode: SIDLEMODE field bits (shifted to bit 0)
  2463. *
  2464. * Sets the IP block's OCP slave idlemode in hardware, and updates our
  2465. * local copy. Intended to be used by drivers that have some erratum
  2466. * that requires direct manipulation of the SIDLEMODE bits. Returns
  2467. * -EINVAL if @oh is null, or passes along the return value from
  2468. * _set_slave_idlemode().
  2469. *
  2470. * XXX Does this function have any current users? If not, we should
  2471. * remove it; it is better to let the rest of the hwmod code handle this.
  2472. * Any users of this function should be scrutinized carefully.
  2473. */
  2474. int omap_hwmod_set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode)
  2475. {
  2476. u32 v;
  2477. int retval = 0;
  2478. if (!oh)
  2479. return -EINVAL;
  2480. v = oh->_sysc_cache;
  2481. retval = _set_slave_idlemode(oh, idlemode, &v);
  2482. if (!retval)
  2483. _write_sysconfig(v, oh);
  2484. return retval;
  2485. }
  2486. /**
  2487. * omap_hwmod_lookup - look up a registered omap_hwmod by name
  2488. * @name: name of the omap_hwmod to look up
  2489. *
  2490. * Given a @name of an omap_hwmod, return a pointer to the registered
  2491. * struct omap_hwmod *, or NULL upon error.
  2492. */
  2493. struct omap_hwmod *omap_hwmod_lookup(const char *name)
  2494. {
  2495. struct omap_hwmod *oh;
  2496. if (!name)
  2497. return NULL;
  2498. oh = _lookup(name);
  2499. return oh;
  2500. }
  2501. /**
  2502. * omap_hwmod_for_each - call function for each registered omap_hwmod
  2503. * @fn: pointer to a callback function
  2504. * @data: void * data to pass to callback function
  2505. *
  2506. * Call @fn for each registered omap_hwmod, passing @data to each
  2507. * function. @fn must return 0 for success or any other value for
  2508. * failure. If @fn returns non-zero, the iteration across omap_hwmods
  2509. * will stop and the non-zero return value will be passed to the
  2510. * caller of omap_hwmod_for_each(). @fn is called with
  2511. * omap_hwmod_for_each() held.
  2512. */
  2513. int omap_hwmod_for_each(int (*fn)(struct omap_hwmod *oh, void *data),
  2514. void *data)
  2515. {
  2516. struct omap_hwmod *temp_oh;
  2517. int ret = 0;
  2518. if (!fn)
  2519. return -EINVAL;
  2520. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  2521. ret = (*fn)(temp_oh, data);
  2522. if (ret)
  2523. break;
  2524. }
  2525. return ret;
  2526. }
  2527. /**
  2528. * omap_hwmod_register_links - register an array of hwmod links
  2529. * @ois: pointer to an array of omap_hwmod_ocp_if to register
  2530. *
  2531. * Intended to be called early in boot before the clock framework is
  2532. * initialized. If @ois is not null, will register all omap_hwmods
  2533. * listed in @ois that are valid for this chip. Returns -EINVAL if
  2534. * omap_hwmod_init() hasn't been called before calling this function,
  2535. * -ENOMEM if the link memory area can't be allocated, or 0 upon
  2536. * success.
  2537. */
  2538. int __init omap_hwmod_register_links(struct omap_hwmod_ocp_if **ois)
  2539. {
  2540. int r, i;
  2541. if (!inited)
  2542. return -EINVAL;
  2543. if (!ois)
  2544. return 0;
  2545. if (!linkspace) {
  2546. if (_alloc_linkspace(ois)) {
  2547. pr_err("omap_hwmod: could not allocate link space\n");
  2548. return -ENOMEM;
  2549. }
  2550. }
  2551. i = 0;
  2552. do {
  2553. r = _register_link(ois[i]);
  2554. WARN(r && r != -EEXIST,
  2555. "omap_hwmod: _register_link(%s -> %s) returned %d\n",
  2556. ois[i]->master->name, ois[i]->slave->name, r);
  2557. } while (ois[++i]);
  2558. return 0;
  2559. }
  2560. /**
  2561. * _ensure_mpu_hwmod_is_setup - ensure the MPU SS hwmod is init'ed and set up
  2562. * @oh: pointer to the hwmod currently being set up (usually not the MPU)
  2563. *
  2564. * If the hwmod data corresponding to the MPU subsystem IP block
  2565. * hasn't been initialized and set up yet, do so now. This must be
  2566. * done first since sleep dependencies may be added from other hwmods
  2567. * to the MPU. Intended to be called only by omap_hwmod_setup*(). No
  2568. * return value.
  2569. */
  2570. static void __init _ensure_mpu_hwmod_is_setup(struct omap_hwmod *oh)
  2571. {
  2572. if (!mpu_oh || mpu_oh->_state == _HWMOD_STATE_UNKNOWN)
  2573. pr_err("omap_hwmod: %s: MPU initiator hwmod %s not yet registered\n",
  2574. __func__, MPU_INITIATOR_NAME);
  2575. else if (mpu_oh->_state == _HWMOD_STATE_REGISTERED && oh != mpu_oh)
  2576. omap_hwmod_setup_one(MPU_INITIATOR_NAME);
  2577. }
  2578. /**
  2579. * omap_hwmod_setup_one - set up a single hwmod
  2580. * @oh_name: const char * name of the already-registered hwmod to set up
  2581. *
  2582. * Initialize and set up a single hwmod. Intended to be used for a
  2583. * small number of early devices, such as the timer IP blocks used for
  2584. * the scheduler clock. Must be called after omap2_clk_init().
  2585. * Resolves the struct clk names to struct clk pointers for each
  2586. * registered omap_hwmod. Also calls _setup() on each hwmod. Returns
  2587. * -EINVAL upon error or 0 upon success.
  2588. */
  2589. int __init omap_hwmod_setup_one(const char *oh_name)
  2590. {
  2591. struct omap_hwmod *oh;
  2592. pr_debug("omap_hwmod: %s: %s\n", oh_name, __func__);
  2593. oh = _lookup(oh_name);
  2594. if (!oh) {
  2595. WARN(1, "omap_hwmod: %s: hwmod not yet registered\n", oh_name);
  2596. return -EINVAL;
  2597. }
  2598. _ensure_mpu_hwmod_is_setup(oh);
  2599. _init(oh, NULL);
  2600. _setup(oh, NULL);
  2601. return 0;
  2602. }
  2603. /**
  2604. * omap_hwmod_setup_all - set up all registered IP blocks
  2605. *
  2606. * Initialize and set up all IP blocks registered with the hwmod code.
  2607. * Must be called after omap2_clk_init(). Resolves the struct clk
  2608. * names to struct clk pointers for each registered omap_hwmod. Also
  2609. * calls _setup() on each hwmod. Returns 0 upon success.
  2610. */
  2611. static int __init omap_hwmod_setup_all(void)
  2612. {
  2613. _ensure_mpu_hwmod_is_setup(NULL);
  2614. omap_hwmod_for_each(_init, NULL);
  2615. omap_hwmod_for_each(_setup, NULL);
  2616. return 0;
  2617. }
  2618. core_initcall(omap_hwmod_setup_all);
  2619. /**
  2620. * omap_hwmod_enable - enable an omap_hwmod
  2621. * @oh: struct omap_hwmod *
  2622. *
  2623. * Enable an omap_hwmod @oh. Intended to be called by omap_device_enable().
  2624. * Returns -EINVAL on error or passes along the return value from _enable().
  2625. */
  2626. int omap_hwmod_enable(struct omap_hwmod *oh)
  2627. {
  2628. int r;
  2629. unsigned long flags;
  2630. if (!oh)
  2631. return -EINVAL;
  2632. spin_lock_irqsave(&oh->_lock, flags);
  2633. r = _enable(oh);
  2634. spin_unlock_irqrestore(&oh->_lock, flags);
  2635. return r;
  2636. }
  2637. /**
  2638. * omap_hwmod_idle - idle an omap_hwmod
  2639. * @oh: struct omap_hwmod *
  2640. *
  2641. * Idle an omap_hwmod @oh. Intended to be called by omap_device_idle().
  2642. * Returns -EINVAL on error or passes along the return value from _idle().
  2643. */
  2644. int omap_hwmod_idle(struct omap_hwmod *oh)
  2645. {
  2646. unsigned long flags;
  2647. if (!oh)
  2648. return -EINVAL;
  2649. spin_lock_irqsave(&oh->_lock, flags);
  2650. _idle(oh);
  2651. spin_unlock_irqrestore(&oh->_lock, flags);
  2652. return 0;
  2653. }
  2654. /**
  2655. * omap_hwmod_shutdown - shutdown an omap_hwmod
  2656. * @oh: struct omap_hwmod *
  2657. *
  2658. * Shutdown an omap_hwmod @oh. Intended to be called by
  2659. * omap_device_shutdown(). Returns -EINVAL on error or passes along
  2660. * the return value from _shutdown().
  2661. */
  2662. int omap_hwmod_shutdown(struct omap_hwmod *oh)
  2663. {
  2664. unsigned long flags;
  2665. if (!oh)
  2666. return -EINVAL;
  2667. spin_lock_irqsave(&oh->_lock, flags);
  2668. _shutdown(oh);
  2669. spin_unlock_irqrestore(&oh->_lock, flags);
  2670. return 0;
  2671. }
  2672. /**
  2673. * omap_hwmod_enable_clocks - enable main_clk, all interface clocks
  2674. * @oh: struct omap_hwmod *oh
  2675. *
  2676. * Intended to be called by the omap_device code.
  2677. */
  2678. int omap_hwmod_enable_clocks(struct omap_hwmod *oh)
  2679. {
  2680. unsigned long flags;
  2681. spin_lock_irqsave(&oh->_lock, flags);
  2682. _enable_clocks(oh);
  2683. spin_unlock_irqrestore(&oh->_lock, flags);
  2684. return 0;
  2685. }
  2686. /**
  2687. * omap_hwmod_disable_clocks - disable main_clk, all interface clocks
  2688. * @oh: struct omap_hwmod *oh
  2689. *
  2690. * Intended to be called by the omap_device code.
  2691. */
  2692. int omap_hwmod_disable_clocks(struct omap_hwmod *oh)
  2693. {
  2694. unsigned long flags;
  2695. spin_lock_irqsave(&oh->_lock, flags);
  2696. _disable_clocks(oh);
  2697. spin_unlock_irqrestore(&oh->_lock, flags);
  2698. return 0;
  2699. }
  2700. /**
  2701. * omap_hwmod_ocp_barrier - wait for posted writes against the hwmod to complete
  2702. * @oh: struct omap_hwmod *oh
  2703. *
  2704. * Intended to be called by drivers and core code when all posted
  2705. * writes to a device must complete before continuing further
  2706. * execution (for example, after clearing some device IRQSTATUS
  2707. * register bits)
  2708. *
  2709. * XXX what about targets with multiple OCP threads?
  2710. */
  2711. void omap_hwmod_ocp_barrier(struct omap_hwmod *oh)
  2712. {
  2713. BUG_ON(!oh);
  2714. if (!oh->class->sysc || !oh->class->sysc->sysc_flags) {
  2715. WARN(1, "omap_device: %s: OCP barrier impossible due to device configuration\n",
  2716. oh->name);
  2717. return;
  2718. }
  2719. /*
  2720. * Forces posted writes to complete on the OCP thread handling
  2721. * register writes
  2722. */
  2723. omap_hwmod_read(oh, oh->class->sysc->sysc_offs);
  2724. }
  2725. /**
  2726. * omap_hwmod_reset - reset the hwmod
  2727. * @oh: struct omap_hwmod *
  2728. *
  2729. * Under some conditions, a driver may wish to reset the entire device.
  2730. * Called from omap_device code. Returns -EINVAL on error or passes along
  2731. * the return value from _reset().
  2732. */
  2733. int omap_hwmod_reset(struct omap_hwmod *oh)
  2734. {
  2735. int r;
  2736. unsigned long flags;
  2737. if (!oh)
  2738. return -EINVAL;
  2739. spin_lock_irqsave(&oh->_lock, flags);
  2740. r = _reset(oh);
  2741. spin_unlock_irqrestore(&oh->_lock, flags);
  2742. return r;
  2743. }
  2744. /*
  2745. * IP block data retrieval functions
  2746. */
  2747. /**
  2748. * omap_hwmod_count_resources - count number of struct resources needed by hwmod
  2749. * @oh: struct omap_hwmod *
  2750. * @res: pointer to the first element of an array of struct resource to fill
  2751. *
  2752. * Count the number of struct resource array elements necessary to
  2753. * contain omap_hwmod @oh resources. Intended to be called by code
  2754. * that registers omap_devices. Intended to be used to determine the
  2755. * size of a dynamically-allocated struct resource array, before
  2756. * calling omap_hwmod_fill_resources(). Returns the number of struct
  2757. * resource array elements needed.
  2758. *
  2759. * XXX This code is not optimized. It could attempt to merge adjacent
  2760. * resource IDs.
  2761. *
  2762. */
  2763. int omap_hwmod_count_resources(struct omap_hwmod *oh)
  2764. {
  2765. struct omap_hwmod_ocp_if *os;
  2766. struct list_head *p;
  2767. int ret;
  2768. int i = 0;
  2769. ret = _count_mpu_irqs(oh) + _count_sdma_reqs(oh);
  2770. p = oh->slave_ports.next;
  2771. while (i < oh->slaves_cnt) {
  2772. os = _fetch_next_ocp_if(&p, &i);
  2773. ret += _count_ocp_if_addr_spaces(os);
  2774. }
  2775. return ret;
  2776. }
  2777. /**
  2778. * omap_hwmod_fill_resources - fill struct resource array with hwmod data
  2779. * @oh: struct omap_hwmod *
  2780. * @res: pointer to the first element of an array of struct resource to fill
  2781. *
  2782. * Fill the struct resource array @res with resource data from the
  2783. * omap_hwmod @oh. Intended to be called by code that registers
  2784. * omap_devices. See also omap_hwmod_count_resources(). Returns the
  2785. * number of array elements filled.
  2786. */
  2787. int omap_hwmod_fill_resources(struct omap_hwmod *oh, struct resource *res)
  2788. {
  2789. struct omap_hwmod_ocp_if *os;
  2790. struct list_head *p;
  2791. int i, j, mpu_irqs_cnt, sdma_reqs_cnt, addr_cnt;
  2792. int r = 0;
  2793. /* For each IRQ, DMA, memory area, fill in array.*/
  2794. mpu_irqs_cnt = _count_mpu_irqs(oh);
  2795. for (i = 0; i < mpu_irqs_cnt; i++) {
  2796. (res + r)->name = (oh->mpu_irqs + i)->name;
  2797. (res + r)->start = (oh->mpu_irqs + i)->irq;
  2798. (res + r)->end = (oh->mpu_irqs + i)->irq;
  2799. (res + r)->flags = IORESOURCE_IRQ;
  2800. r++;
  2801. }
  2802. sdma_reqs_cnt = _count_sdma_reqs(oh);
  2803. for (i = 0; i < sdma_reqs_cnt; i++) {
  2804. (res + r)->name = (oh->sdma_reqs + i)->name;
  2805. (res + r)->start = (oh->sdma_reqs + i)->dma_req;
  2806. (res + r)->end = (oh->sdma_reqs + i)->dma_req;
  2807. (res + r)->flags = IORESOURCE_DMA;
  2808. r++;
  2809. }
  2810. p = oh->slave_ports.next;
  2811. i = 0;
  2812. while (i < oh->slaves_cnt) {
  2813. os = _fetch_next_ocp_if(&p, &i);
  2814. addr_cnt = _count_ocp_if_addr_spaces(os);
  2815. for (j = 0; j < addr_cnt; j++) {
  2816. (res + r)->name = (os->addr + j)->name;
  2817. (res + r)->start = (os->addr + j)->pa_start;
  2818. (res + r)->end = (os->addr + j)->pa_end;
  2819. (res + r)->flags = IORESOURCE_MEM;
  2820. r++;
  2821. }
  2822. }
  2823. return r;
  2824. }
  2825. /**
  2826. * omap_hwmod_get_resource_byname - fetch IP block integration data by name
  2827. * @oh: struct omap_hwmod * to operate on
  2828. * @type: one of the IORESOURCE_* constants from include/linux/ioport.h
  2829. * @name: pointer to the name of the data to fetch (optional)
  2830. * @rsrc: pointer to a struct resource, allocated by the caller
  2831. *
  2832. * Retrieve MPU IRQ, SDMA request line, or address space start/end
  2833. * data for the IP block pointed to by @oh. The data will be filled
  2834. * into a struct resource record pointed to by @rsrc. The struct
  2835. * resource must be allocated by the caller. When @name is non-null,
  2836. * the data associated with the matching entry in the IRQ/SDMA/address
  2837. * space hwmod data arrays will be returned. If @name is null, the
  2838. * first array entry will be returned. Data order is not meaningful
  2839. * in hwmod data, so callers are strongly encouraged to use a non-null
  2840. * @name whenever possible to avoid unpredictable effects if hwmod
  2841. * data is later added that causes data ordering to change. This
  2842. * function is only intended for use by OMAP core code. Device
  2843. * drivers should not call this function - the appropriate bus-related
  2844. * data accessor functions should be used instead. Returns 0 upon
  2845. * success or a negative error code upon error.
  2846. */
  2847. int omap_hwmod_get_resource_byname(struct omap_hwmod *oh, unsigned int type,
  2848. const char *name, struct resource *rsrc)
  2849. {
  2850. int r;
  2851. unsigned int irq, dma;
  2852. u32 pa_start, pa_end;
  2853. if (!oh || !rsrc)
  2854. return -EINVAL;
  2855. if (type == IORESOURCE_IRQ) {
  2856. r = _get_mpu_irq_by_name(oh, name, &irq);
  2857. if (r)
  2858. return r;
  2859. rsrc->start = irq;
  2860. rsrc->end = irq;
  2861. } else if (type == IORESOURCE_DMA) {
  2862. r = _get_sdma_req_by_name(oh, name, &dma);
  2863. if (r)
  2864. return r;
  2865. rsrc->start = dma;
  2866. rsrc->end = dma;
  2867. } else if (type == IORESOURCE_MEM) {
  2868. r = _get_addr_space_by_name(oh, name, &pa_start, &pa_end);
  2869. if (r)
  2870. return r;
  2871. rsrc->start = pa_start;
  2872. rsrc->end = pa_end;
  2873. } else {
  2874. return -EINVAL;
  2875. }
  2876. rsrc->flags = type;
  2877. rsrc->name = name;
  2878. return 0;
  2879. }
  2880. /**
  2881. * omap_hwmod_get_pwrdm - return pointer to this module's main powerdomain
  2882. * @oh: struct omap_hwmod *
  2883. *
  2884. * Return the powerdomain pointer associated with the OMAP module
  2885. * @oh's main clock. If @oh does not have a main clk, return the
  2886. * powerdomain associated with the interface clock associated with the
  2887. * module's MPU port. (XXX Perhaps this should use the SDMA port
  2888. * instead?) Returns NULL on error, or a struct powerdomain * on
  2889. * success.
  2890. */
  2891. struct powerdomain *omap_hwmod_get_pwrdm(struct omap_hwmod *oh)
  2892. {
  2893. struct clk *c;
  2894. struct omap_hwmod_ocp_if *oi;
  2895. if (!oh)
  2896. return NULL;
  2897. if (oh->_clk) {
  2898. c = oh->_clk;
  2899. } else {
  2900. oi = _find_mpu_rt_port(oh);
  2901. if (!oi)
  2902. return NULL;
  2903. c = oi->_clk;
  2904. }
  2905. if (!c->clkdm)
  2906. return NULL;
  2907. return c->clkdm->pwrdm.ptr;
  2908. }
  2909. /**
  2910. * omap_hwmod_get_mpu_rt_va - return the module's base address (for the MPU)
  2911. * @oh: struct omap_hwmod *
  2912. *
  2913. * Returns the virtual address corresponding to the beginning of the
  2914. * module's register target, in the address range that is intended to
  2915. * be used by the MPU. Returns the virtual address upon success or NULL
  2916. * upon error.
  2917. */
  2918. void __iomem *omap_hwmod_get_mpu_rt_va(struct omap_hwmod *oh)
  2919. {
  2920. if (!oh)
  2921. return NULL;
  2922. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  2923. return NULL;
  2924. if (oh->_state == _HWMOD_STATE_UNKNOWN)
  2925. return NULL;
  2926. return oh->_mpu_rt_va;
  2927. }
  2928. /**
  2929. * omap_hwmod_add_initiator_dep - add sleepdep from @init_oh to @oh
  2930. * @oh: struct omap_hwmod *
  2931. * @init_oh: struct omap_hwmod * (initiator)
  2932. *
  2933. * Add a sleep dependency between the initiator @init_oh and @oh.
  2934. * Intended to be called by DSP/Bridge code via platform_data for the
  2935. * DSP case; and by the DMA code in the sDMA case. DMA code, *Bridge
  2936. * code needs to add/del initiator dependencies dynamically
  2937. * before/after accessing a device. Returns the return value from
  2938. * _add_initiator_dep().
  2939. *
  2940. * XXX Keep a usecount in the clockdomain code
  2941. */
  2942. int omap_hwmod_add_initiator_dep(struct omap_hwmod *oh,
  2943. struct omap_hwmod *init_oh)
  2944. {
  2945. return _add_initiator_dep(oh, init_oh);
  2946. }
  2947. /*
  2948. * XXX what about functions for drivers to save/restore ocp_sysconfig
  2949. * for context save/restore operations?
  2950. */
  2951. /**
  2952. * omap_hwmod_del_initiator_dep - remove sleepdep from @init_oh to @oh
  2953. * @oh: struct omap_hwmod *
  2954. * @init_oh: struct omap_hwmod * (initiator)
  2955. *
  2956. * Remove a sleep dependency between the initiator @init_oh and @oh.
  2957. * Intended to be called by DSP/Bridge code via platform_data for the
  2958. * DSP case; and by the DMA code in the sDMA case. DMA code, *Bridge
  2959. * code needs to add/del initiator dependencies dynamically
  2960. * before/after accessing a device. Returns the return value from
  2961. * _del_initiator_dep().
  2962. *
  2963. * XXX Keep a usecount in the clockdomain code
  2964. */
  2965. int omap_hwmod_del_initiator_dep(struct omap_hwmod *oh,
  2966. struct omap_hwmod *init_oh)
  2967. {
  2968. return _del_initiator_dep(oh, init_oh);
  2969. }
  2970. /**
  2971. * omap_hwmod_enable_wakeup - allow device to wake up the system
  2972. * @oh: struct omap_hwmod *
  2973. *
  2974. * Sets the module OCP socket ENAWAKEUP bit to allow the module to
  2975. * send wakeups to the PRCM, and enable I/O ring wakeup events for
  2976. * this IP block if it has dynamic mux entries. Eventually this
  2977. * should set PRCM wakeup registers to cause the PRCM to receive
  2978. * wakeup events from the module. Does not set any wakeup routing
  2979. * registers beyond this point - if the module is to wake up any other
  2980. * module or subsystem, that must be set separately. Called by
  2981. * omap_device code. Returns -EINVAL on error or 0 upon success.
  2982. */
  2983. int omap_hwmod_enable_wakeup(struct omap_hwmod *oh)
  2984. {
  2985. unsigned long flags;
  2986. u32 v;
  2987. spin_lock_irqsave(&oh->_lock, flags);
  2988. if (oh->class->sysc &&
  2989. (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)) {
  2990. v = oh->_sysc_cache;
  2991. _enable_wakeup(oh, &v);
  2992. _write_sysconfig(v, oh);
  2993. }
  2994. _set_idle_ioring_wakeup(oh, true);
  2995. spin_unlock_irqrestore(&oh->_lock, flags);
  2996. return 0;
  2997. }
  2998. /**
  2999. * omap_hwmod_disable_wakeup - prevent device from waking the system
  3000. * @oh: struct omap_hwmod *
  3001. *
  3002. * Clears the module OCP socket ENAWAKEUP bit to prevent the module
  3003. * from sending wakeups to the PRCM, and disable I/O ring wakeup
  3004. * events for this IP block if it has dynamic mux entries. Eventually
  3005. * this should clear PRCM wakeup registers to cause the PRCM to ignore
  3006. * wakeup events from the module. Does not set any wakeup routing
  3007. * registers beyond this point - if the module is to wake up any other
  3008. * module or subsystem, that must be set separately. Called by
  3009. * omap_device code. Returns -EINVAL on error or 0 upon success.
  3010. */
  3011. int omap_hwmod_disable_wakeup(struct omap_hwmod *oh)
  3012. {
  3013. unsigned long flags;
  3014. u32 v;
  3015. spin_lock_irqsave(&oh->_lock, flags);
  3016. if (oh->class->sysc &&
  3017. (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)) {
  3018. v = oh->_sysc_cache;
  3019. _disable_wakeup(oh, &v);
  3020. _write_sysconfig(v, oh);
  3021. }
  3022. _set_idle_ioring_wakeup(oh, false);
  3023. spin_unlock_irqrestore(&oh->_lock, flags);
  3024. return 0;
  3025. }
  3026. /**
  3027. * omap_hwmod_assert_hardreset - assert the HW reset line of submodules
  3028. * contained in the hwmod module.
  3029. * @oh: struct omap_hwmod *
  3030. * @name: name of the reset line to lookup and assert
  3031. *
  3032. * Some IP like dsp, ipu or iva contain processor that require
  3033. * an HW reset line to be assert / deassert in order to enable fully
  3034. * the IP. Returns -EINVAL if @oh is null or if the operation is not
  3035. * yet supported on this OMAP; otherwise, passes along the return value
  3036. * from _assert_hardreset().
  3037. */
  3038. int omap_hwmod_assert_hardreset(struct omap_hwmod *oh, const char *name)
  3039. {
  3040. int ret;
  3041. unsigned long flags;
  3042. if (!oh)
  3043. return -EINVAL;
  3044. spin_lock_irqsave(&oh->_lock, flags);
  3045. ret = _assert_hardreset(oh, name);
  3046. spin_unlock_irqrestore(&oh->_lock, flags);
  3047. return ret;
  3048. }
  3049. /**
  3050. * omap_hwmod_deassert_hardreset - deassert the HW reset line of submodules
  3051. * contained in the hwmod module.
  3052. * @oh: struct omap_hwmod *
  3053. * @name: name of the reset line to look up and deassert
  3054. *
  3055. * Some IP like dsp, ipu or iva contain processor that require
  3056. * an HW reset line to be assert / deassert in order to enable fully
  3057. * the IP. Returns -EINVAL if @oh is null or if the operation is not
  3058. * yet supported on this OMAP; otherwise, passes along the return value
  3059. * from _deassert_hardreset().
  3060. */
  3061. int omap_hwmod_deassert_hardreset(struct omap_hwmod *oh, const char *name)
  3062. {
  3063. int ret;
  3064. unsigned long flags;
  3065. if (!oh)
  3066. return -EINVAL;
  3067. spin_lock_irqsave(&oh->_lock, flags);
  3068. ret = _deassert_hardreset(oh, name);
  3069. spin_unlock_irqrestore(&oh->_lock, flags);
  3070. return ret;
  3071. }
  3072. /**
  3073. * omap_hwmod_read_hardreset - read the HW reset line state of submodules
  3074. * contained in the hwmod module
  3075. * @oh: struct omap_hwmod *
  3076. * @name: name of the reset line to look up and read
  3077. *
  3078. * Return the current state of the hwmod @oh's reset line named @name:
  3079. * returns -EINVAL upon parameter error or if this operation
  3080. * is unsupported on the current OMAP; otherwise, passes along the return
  3081. * value from _read_hardreset().
  3082. */
  3083. int omap_hwmod_read_hardreset(struct omap_hwmod *oh, const char *name)
  3084. {
  3085. int ret;
  3086. unsigned long flags;
  3087. if (!oh)
  3088. return -EINVAL;
  3089. spin_lock_irqsave(&oh->_lock, flags);
  3090. ret = _read_hardreset(oh, name);
  3091. spin_unlock_irqrestore(&oh->_lock, flags);
  3092. return ret;
  3093. }
  3094. /**
  3095. * omap_hwmod_for_each_by_class - call @fn for each hwmod of class @classname
  3096. * @classname: struct omap_hwmod_class name to search for
  3097. * @fn: callback function pointer to call for each hwmod in class @classname
  3098. * @user: arbitrary context data to pass to the callback function
  3099. *
  3100. * For each omap_hwmod of class @classname, call @fn.
  3101. * If the callback function returns something other than
  3102. * zero, the iterator is terminated, and the callback function's return
  3103. * value is passed back to the caller. Returns 0 upon success, -EINVAL
  3104. * if @classname or @fn are NULL, or passes back the error code from @fn.
  3105. */
  3106. int omap_hwmod_for_each_by_class(const char *classname,
  3107. int (*fn)(struct omap_hwmod *oh,
  3108. void *user),
  3109. void *user)
  3110. {
  3111. struct omap_hwmod *temp_oh;
  3112. int ret = 0;
  3113. if (!classname || !fn)
  3114. return -EINVAL;
  3115. pr_debug("omap_hwmod: %s: looking for modules of class %s\n",
  3116. __func__, classname);
  3117. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  3118. if (!strcmp(temp_oh->class->name, classname)) {
  3119. pr_debug("omap_hwmod: %s: %s: calling callback fn\n",
  3120. __func__, temp_oh->name);
  3121. ret = (*fn)(temp_oh, user);
  3122. if (ret)
  3123. break;
  3124. }
  3125. }
  3126. if (ret)
  3127. pr_debug("omap_hwmod: %s: iterator terminated early: %d\n",
  3128. __func__, ret);
  3129. return ret;
  3130. }
  3131. /**
  3132. * omap_hwmod_set_postsetup_state - set the post-_setup() state for this hwmod
  3133. * @oh: struct omap_hwmod *
  3134. * @state: state that _setup() should leave the hwmod in
  3135. *
  3136. * Sets the hwmod state that @oh will enter at the end of _setup()
  3137. * (called by omap_hwmod_setup_*()). See also the documentation
  3138. * for _setup_postsetup(), above. Returns 0 upon success or
  3139. * -EINVAL if there is a problem with the arguments or if the hwmod is
  3140. * in the wrong state.
  3141. */
  3142. int omap_hwmod_set_postsetup_state(struct omap_hwmod *oh, u8 state)
  3143. {
  3144. int ret;
  3145. unsigned long flags;
  3146. if (!oh)
  3147. return -EINVAL;
  3148. if (state != _HWMOD_STATE_DISABLED &&
  3149. state != _HWMOD_STATE_ENABLED &&
  3150. state != _HWMOD_STATE_IDLE)
  3151. return -EINVAL;
  3152. spin_lock_irqsave(&oh->_lock, flags);
  3153. if (oh->_state != _HWMOD_STATE_REGISTERED) {
  3154. ret = -EINVAL;
  3155. goto ohsps_unlock;
  3156. }
  3157. oh->_postsetup_state = state;
  3158. ret = 0;
  3159. ohsps_unlock:
  3160. spin_unlock_irqrestore(&oh->_lock, flags);
  3161. return ret;
  3162. }
  3163. /**
  3164. * omap_hwmod_get_context_loss_count - get lost context count
  3165. * @oh: struct omap_hwmod *
  3166. *
  3167. * Query the powerdomain of of @oh to get the context loss
  3168. * count for this device.
  3169. *
  3170. * Returns the context loss count of the powerdomain assocated with @oh
  3171. * upon success, or zero if no powerdomain exists for @oh.
  3172. */
  3173. int omap_hwmod_get_context_loss_count(struct omap_hwmod *oh)
  3174. {
  3175. struct powerdomain *pwrdm;
  3176. int ret = 0;
  3177. pwrdm = omap_hwmod_get_pwrdm(oh);
  3178. if (pwrdm)
  3179. ret = pwrdm_get_context_loss_count(pwrdm);
  3180. return ret;
  3181. }
  3182. /**
  3183. * omap_hwmod_no_setup_reset - prevent a hwmod from being reset upon setup
  3184. * @oh: struct omap_hwmod *
  3185. *
  3186. * Prevent the hwmod @oh from being reset during the setup process.
  3187. * Intended for use by board-*.c files on boards with devices that
  3188. * cannot tolerate being reset. Must be called before the hwmod has
  3189. * been set up. Returns 0 upon success or negative error code upon
  3190. * failure.
  3191. */
  3192. int omap_hwmod_no_setup_reset(struct omap_hwmod *oh)
  3193. {
  3194. if (!oh)
  3195. return -EINVAL;
  3196. if (oh->_state != _HWMOD_STATE_REGISTERED) {
  3197. pr_err("omap_hwmod: %s: cannot prevent setup reset; in wrong state\n",
  3198. oh->name);
  3199. return -EINVAL;
  3200. }
  3201. oh->flags |= HWMOD_INIT_NO_RESET;
  3202. return 0;
  3203. }
  3204. /**
  3205. * omap_hwmod_pad_route_irq - route an I/O pad wakeup to a particular MPU IRQ
  3206. * @oh: struct omap_hwmod * containing hwmod mux entries
  3207. * @pad_idx: array index in oh->mux of the hwmod mux entry to route wakeup
  3208. * @irq_idx: the hwmod mpu_irqs array index of the IRQ to trigger on wakeup
  3209. *
  3210. * When an I/O pad wakeup arrives for the dynamic or wakeup hwmod mux
  3211. * entry number @pad_idx for the hwmod @oh, trigger the interrupt
  3212. * service routine for the hwmod's mpu_irqs array index @irq_idx. If
  3213. * this function is not called for a given pad_idx, then the ISR
  3214. * associated with @oh's first MPU IRQ will be triggered when an I/O
  3215. * pad wakeup occurs on that pad. Note that @pad_idx is the index of
  3216. * the _dynamic or wakeup_ entry: if there are other entries not
  3217. * marked with OMAP_DEVICE_PAD_WAKEUP or OMAP_DEVICE_PAD_REMUX, these
  3218. * entries are NOT COUNTED in the dynamic pad index. This function
  3219. * must be called separately for each pad that requires its interrupt
  3220. * to be re-routed this way. Returns -EINVAL if there is an argument
  3221. * problem or if @oh does not have hwmod mux entries or MPU IRQs;
  3222. * returns -ENOMEM if memory cannot be allocated; or 0 upon success.
  3223. *
  3224. * XXX This function interface is fragile. Rather than using array
  3225. * indexes, which are subject to unpredictable change, it should be
  3226. * using hwmod IRQ names, and some other stable key for the hwmod mux
  3227. * pad records.
  3228. */
  3229. int omap_hwmod_pad_route_irq(struct omap_hwmod *oh, int pad_idx, int irq_idx)
  3230. {
  3231. int nr_irqs;
  3232. might_sleep();
  3233. if (!oh || !oh->mux || !oh->mpu_irqs || pad_idx < 0 ||
  3234. pad_idx >= oh->mux->nr_pads_dynamic)
  3235. return -EINVAL;
  3236. /* Check the number of available mpu_irqs */
  3237. for (nr_irqs = 0; oh->mpu_irqs[nr_irqs].irq >= 0; nr_irqs++)
  3238. ;
  3239. if (irq_idx >= nr_irqs)
  3240. return -EINVAL;
  3241. if (!oh->mux->irqs) {
  3242. /* XXX What frees this? */
  3243. oh->mux->irqs = kzalloc(sizeof(int) * oh->mux->nr_pads_dynamic,
  3244. GFP_KERNEL);
  3245. if (!oh->mux->irqs)
  3246. return -ENOMEM;
  3247. }
  3248. oh->mux->irqs[pad_idx] = irq_idx;
  3249. return 0;
  3250. }
  3251. /**
  3252. * omap_hwmod_init - initialize the hwmod code
  3253. *
  3254. * Sets up some function pointers needed by the hwmod code to operate on the
  3255. * currently-booted SoC. Intended to be called once during kernel init
  3256. * before any hwmods are registered. No return value.
  3257. */
  3258. void __init omap_hwmod_init(void)
  3259. {
  3260. if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
  3261. soc_ops.wait_target_ready = _omap2_wait_target_ready;
  3262. soc_ops.assert_hardreset = _omap2_assert_hardreset;
  3263. soc_ops.deassert_hardreset = _omap2_deassert_hardreset;
  3264. soc_ops.is_hardreset_asserted = _omap2_is_hardreset_asserted;
  3265. } else if (cpu_is_omap44xx() || soc_is_omap54xx()) {
  3266. soc_ops.enable_module = _omap4_enable_module;
  3267. soc_ops.disable_module = _omap4_disable_module;
  3268. soc_ops.wait_target_ready = _omap4_wait_target_ready;
  3269. soc_ops.assert_hardreset = _omap4_assert_hardreset;
  3270. soc_ops.deassert_hardreset = _omap4_deassert_hardreset;
  3271. soc_ops.is_hardreset_asserted = _omap4_is_hardreset_asserted;
  3272. soc_ops.init_clkdm = _init_clkdm;
  3273. } else if (soc_is_am33xx()) {
  3274. soc_ops.enable_module = _am33xx_enable_module;
  3275. soc_ops.disable_module = _am33xx_disable_module;
  3276. soc_ops.wait_target_ready = _am33xx_wait_target_ready;
  3277. soc_ops.assert_hardreset = _am33xx_assert_hardreset;
  3278. soc_ops.deassert_hardreset = _am33xx_deassert_hardreset;
  3279. soc_ops.is_hardreset_asserted = _am33xx_is_hardreset_asserted;
  3280. soc_ops.init_clkdm = _init_clkdm;
  3281. } else {
  3282. WARN(1, "omap_hwmod: unknown SoC type\n");
  3283. }
  3284. inited = true;
  3285. }
  3286. /**
  3287. * omap_hwmod_get_main_clk - get pointer to main clock name
  3288. * @oh: struct omap_hwmod *
  3289. *
  3290. * Returns the main clock name assocated with @oh upon success,
  3291. * or NULL if @oh is NULL.
  3292. */
  3293. const char *omap_hwmod_get_main_clk(struct omap_hwmod *oh)
  3294. {
  3295. if (!oh)
  3296. return NULL;
  3297. return oh->main_clk;
  3298. }